Nanotechnology Now

Our NanoNews Digest Sponsors
Heifer International



Home > Press > Technologists Assess 3D Interconnect Technologies and Equipment Readiness at SEMATECH Workshop during SEMICON West

Abstract:
A host of industry experts involved in the development and implementation of 3D interconnect technology gathered at a SEMATECH-led workshop to explore equipment challenges for 3D interconnect, comparing application requirements to those proposed by the International Technology Roadmap for Semiconductors (ITRS).

Technologists Assess 3D Interconnect Technologies and Equipment Readiness at SEMATECH Workshop during SEMICON West

Albany, NY | Posted on July 22nd, 2008

The workshop entitled "Equipment Challenges for 3D Interconnect," conducted on July 16th during SEMICON West, attracted approximately 70 IC manufacturers, equipment suppliers and industry experts. The goals of the workshop were to explore the challenges for making wafer processing equipment capable for 3D interconnects.

Presentations were given by technologists representing Qualcomm, EV Group, Accretech, Suss MicroTec, Sonix, NEXX Systems, and Applied Materials. Presenters focused on highlighting cost and performance challenges for the technology's viability, affordability, and schedule, including topics such as 3D lithography, wafer bonding/aligning, wafer polishing/grinding, 300mm bonded wafer metrology, 300mm wafer copper plating and 300mm wafer thru silicon via (TSV) integration.

"We are extremely encouraged that such high caliber companies and individuals participated in the event," said Sitaram Arkalgud, SEMATECH's 3D director. "Through SEMATECH's 3D Interconnect program and workshops such as this, attendees can compare progress and develop an assessment on integration approaches, process architectures, and tool sets that will make 3D-TSV commercially viable."

The 2007 ITRS roadmap forecasts high density TSV pitches ranging from approximately 4.5 microns in 2008 to approximately 2.5 microns in 2012. Through a panel discussion, the workshop provided extensive readiness assessments of 3D roadmaps and standards that are currently driving industry-wide initiatives. Specifically, although integrated device manufacturing participants acknowledged the ITRS density targets are aggressive, the equipment suppliers were generally positive about their ability to achieve these goals.

Andrew Rudack, SEMATECH's 3D equipment process engineer and workshop chair said, "We must have the 3D tooling infrastructure available, and address the equipment concerns that have to be resolved before volume manufacturing can take place."

SEMATECH's 3D Interconnect program was established to drive the semiconductor industry's most comprehensive investigation of the potentials of 3D interconnects using TSV. In effort to explore the different 3D options, including wafer-to-wafer and die-to-wafer integration, SEMATECH hosts a variety of forums and projects to help define and map 3D technology options, develop unit processes and metrology, and ultimately demonstrate 3D's manufacturability and reliability. To learn more about SEMATECH's 3D interconnect program and its upcoming meetings, please visit www.sematech.org/research/3D/index.htm.

####

About SEMATECH
For 20 years, SEMATECH® (www.sematech.org) has set global direction, enabled flexible collaboration, and bridged strategic R&D to manufacturing. Today, we continue accelerating the next technology revolution with our nanoelectronics and emerging technology partners.

For more information, please click here

Contacts:
SEMATECH
Erica McGill
518-956-7446

Copyright © Business Wire 2008

If you have a comment, please Contact us.

Issuers of news releases, not 7th Wave, Inc. or Nanotechnology Now, are solely responsible for the accuracy of the content.

Bookmark:
Delicious Digg Newsvine Google Yahoo Reddit Magnoliacom Furl Facebook

Related News Press

Chip Technology

Diamond glitter: A play of colors with artificial DNA crystals May 17th, 2024

Oscillating paramagnetic Meissner effect and Berezinskii-Kosterlitz-Thouless transition in cuprate superconductor May 17th, 2024

Discovery points path to flash-like memory for storing qubits: Rice find could hasten development of nonvolatile quantum memory April 5th, 2024

Utilizing palladium for addressing contact issues of buried oxide thin film transistors April 5th, 2024

Announcements

Virginia Tech physicists propose path to faster, more flexible robots: Virginia Tech physicists revealed a microscopic phenomenon that could greatly improve the performance of soft devices, such as agile flexible robots or microscopic capsules for drug delivery May 17th, 2024

Diamond glitter: A play of colors with artificial DNA crystals May 17th, 2024

Finding quantum order in chaos May 17th, 2024

Oscillating paramagnetic Meissner effect and Berezinskii-Kosterlitz-Thouless transition in cuprate superconductor May 17th, 2024

Tools

First direct imaging of small noble gas clusters at room temperature: Novel opportunities in quantum technology and condensed matter physics opened by noble gas atoms confined between graphene layers January 12th, 2024

New laser setup probes metamaterial structures with ultrafast pulses: The technique could speed up the development of acoustic lenses, impact-resistant films, and other futuristic materials November 17th, 2023

Ferroelectrically modulate the Fermi level of graphene oxide to enhance SERS response November 3rd, 2023

The USTC realizes In situ electron paramagnetic resonance spectroscopy using single nanodiamond sensors November 3rd, 2023

Events/Classes

Researchers demonstrate co-propagation of quantum and classical signals: Study shows that quantum encryption can be implemented in existing fiber networks January 20th, 2023

CEA & Partners Present ‘Powerful Step Towards Industrialization’ Of Linear Si Quantum Dot Arrays Using FDSOI Material at VLSI Symposium: Invited paper reports 3-step characterization chain and resulting methodologies and metrics that accelerate learning, provide data on device pe June 17th, 2022

June Conference in Grenoble, France, to Explore Pathways to 6G Applications, Including ‘Internet of Senses’, Sustainability, Extended Reality & Digital Twin of Physical World: Organized by CEA-Leti, the Joint EuCNC and 6G Summit Sees Telecom Sector as an ‘Enabler for a Sustainabl June 1st, 2022

How a physicist aims to reduce the noise in quantum computing: NAU assistant professor Ryan Behunin received an NSF CAREER grant to study how to reduce the noise produced in the process of quantum computing, which will make it better and more practical April 1st, 2022

NanoNews-Digest
The latest news from around the world, FREE




  Premium Products
NanoNews-Custom
Only the news you want to read!
 Learn More
NanoStrategies
Full-service, expert consulting
 Learn More











ASP
Nanotechnology Now Featured Books




NNN

The Hunger Project