Home > News > Nanotech gets ready to take on transistors
February 9th, 2005
Nanotech gets ready to take on transistors
Abstract:
This is where HP Labs and others get excited. Create two sets of parallel wires -- one running north-south, the other east-west -- and put roxatane molecules at each cross-over, and you have a memory architecture that can theoretically shrink much further than anything depending on transistors -- achieving a feature size of two to three nanometres. It should also be less power hungry and faster. The semiconductor physics underpinning transistor design has limits on how small voltages can be before they stop being effective: different and more advantageous rules apply for molecular switches.
Source:
zdnet
Bookmark:
| Related News Press |
Possible Futures
Decoding hydrogen‑bond network of electrolyte for cryogenic durable aqueous zinc‑ion batteries January 30th, 2026
COF scaffold membrane with gate‑lane nanostructure for efficient Li+/Mg2+ separation January 30th, 2026
Chip Technology
Metasurfaces smooth light to boost magnetic sensing precision January 30th, 2026
Beyond silicon: Electronics at the scale of a single molecule January 30th, 2026
Lab to industry: InSe wafer-scale breakthrough for future electronics August 8th, 2025
Nanoelectronics
Lab to industry: InSe wafer-scale breakthrough for future electronics August 8th, 2025
Interdisciplinary: Rice team tackles the future of semiconductors Multiferroics could be the key to ultralow-energy computing October 6th, 2023
Key element for a scalable quantum computer: Physicists from Forschungszentrum Jülich and RWTH Aachen University demonstrate electron transport on a quantum chip September 23rd, 2022
Reduced power consumption in semiconductor devices September 23rd, 2022
 |
||
 |
||
| The latest news from around the world, FREE | ||
 |
||
|
|
||
| Premium Products | ||
 |
||
|
Only the news you want to read!
Learn More |
||
 |
||
|
Full-service, expert consulting
Learn More |
||
|
|
||