Nanotechnology Now

Our NanoNews Digest Sponsors
Heifer International

Wikipedia Affiliate Button

Home > Press > Powering the future: Smallest all-digital circuit opens doors to 5 nm next-gen semiconductor

Figure 1. Photograph of a chip containing the proposed PLL
The entire all-digital PLL fits in a 50 × 72 μm2

region, making it the smallest PLL to date.
Figure 1. Photograph of a chip containing the proposed PLL The entire all-digital PLL fits in a 50 × 72 μm2 region, making it the smallest PLL to date.

Abstract:
Scientists at Tokyo Institute of Technology (Tokyo Tech) and Socionext Inc. have designed the world’s smallest all-digital phase-locked loop (PLL). PLLs are critical clocking circuits in virtually all digital applications, and reducing their size and improving their performance is a necessary step to enabling the development of next-generation technologies.

Powering the future: Smallest all-digital circuit opens doors to 5 nm next-gen semiconductor

Tokyo and Yokohama, Japan | Posted on February 11th, 2020

New or improved technologies, such as artificial intelligence, 5G cellular communications, and the Internet-of-Things, are expected to bring revolutionary changes in society. But for that to happen, high-performance system-on-a-chip (SoC)—a type of integrated circuit—devices are indispensable. A core building block of SoC devices is the phase-locked loop (PLL), a circuit that synchronizes with the frequency of a reference oscillation and outputs a signal with the same or higher frequency. PLLs generate ‘clocking signals’, whose oscillations act as a metronome that provides a precise timing reference for the harmonious operation of digital devices.

For high performance SoC devices to be realized, fabrication processes for semiconductor electronics must become more sophisticated. The smaller the area to implement digital circuitry is, the better the performance of the device. Manufacturers have been racing to develop increasingly smaller semiconductors. 7 nm semiconductors (a massive improvement over their 10 nm predecessor) are already in production, and methods to build 5 nm ones are now being looked at.

However, in this endeavor stands a major bottleneck. Existing PLLs require analog components, which are generally bulky and have designs that are difficult to scale down.

Scientists at Tokyo Tech and Socionext Inc., led by Prof. Kenichi Okada, have addressed this issue by implementing a ‘synthesizable’ fractional-N PLL, which only requires digital logic gates, and no bulky analog components, making it easy to adopt in conventional miniaturized integrated circuits.

Okada and team used several techniques to decrease the required area, power consumption and jitter—unwanted time fluctuations when transmitting digital signals—of their synthesizable PLLs. To decrease area, they employed a ring oscillator, a compact oscillator that can be easily scaled down. To suppress jitter, they reduced the phase noise—random fluctuations in a signal—of this ring oscillator, using ‘injection locking’—the process of synchronizing an oscillator with an external signal whose frequency (or multiple of it) is close to that of the oscillator—over a wide range of frequencies. The lower phase noise, in turn, reduced power consumption.

The design of this synthesizable PLL beats that of all other current state-of-the-art PLLs in many important aspects. It achieves the best jitter performance with the lowest power consumption and smallest area (as can be seen in Figure 1). “The core area is 0.0036 mm2, and the whole PLL is implemented as one layout with a single power supply,” remarks Okada. Further, it can be built using standard digital design tools, allowing for its rapid, low-effort, and low-cost production, making it commercially viable.

This synthesizable PLL can be easily integrated into the design of all-digital SoCs, and is commercially viable, making it valuable for developing the much sought after 5 nm semiconductor for cutting-edge applications including artificial intelligence, internet of things and many others, where high performance and low power consumption would be the critical requirements. But the contributions of this research go beyond these possibilities. “Our work demonstrates the potential of synthesizable circuits. With the design methodology employed here, other building blocks of SoCs, such as data converters, power management circuits, and wireless transceivers, could be made synthesizable as well. This would greatly boost design productivity and considerably reduce design efforts,” explains Okada. Tokyo Tech and Socionext will continue their collaboration in this filed to advance the miniaturization of electronic devices, enabling the realization of newer-generation technologies.

This research work was conducted in cooperation with TeraPixel Technologies Inc.


Affiliations:
[1] Tokyo Institute of Technology, Tokyo, Japan [
[2] Socionext Inc., Yokohama, Japan

*Corresponding author’s email:

####

About Tokyo Institute of Technology
Tokyo Tech stands at the forefront of research and higher education as the leading university for science and technology in Japan. Tokyo Tech researchers excel in fields ranging from materials science to biology, computer science, and physics. Founded in 1881, Tokyo Tech hosts over 10,000 undergraduate and graduate students per year, who develop into scientific leaders and some of the most sought-after engineers in industry. Embodying the Japanese philosophy of “monotsukuri,” meaning “technical ingenuity and innovation,” the Tokyo Tech community strives to contribute to society through high-impact research.
www.titech.ac.jp/english/


About Socionext
Socionext is a global, innovative enterprise that designs, develops and delivers System-on-Chip solutions to customers worldwide. The company is focused on technologies that drive today’s leading-edge applications in consumer, automotive and industrial markets. Socionext combines world-class expertise, experience, and an extensive IP portfolio to provide exceptional solutions and ensure a better quality of experience for customers. Founded in 2015, Socionext Inc. is headquartered in Yokohama, and has offices in Japan, Asia, United States and Europe to lead its product development and sales activities. For more information, visit www.socionext.com.

For more information, please click here

Contacts:
Emiko Kawaguchi
Public Relations Section,
Tokyo Institute of Technology

+81-3-5734-2975

Corporate Planning Office
Socionext Inc.
http://www.socionext.com/en/contact
+81-45-568-1006

Copyright © Tokyo Institute of Technology

If you have a comment, please Contact us.

Issuers of news releases, not 7th Wave, Inc. or Nanotechnology Now, are solely responsible for the accuracy of the content.

Bookmark:
Delicious Digg Newsvine Google Yahoo Reddit Magnoliacom Furl Facebook

Related Links

Reference

Related News Press

News and information

Researchers show what drives a novel, ordered assembly of alternating peptides February 20th, 2020

CEA-Leti and CEA-IRIG Demonstrate Quantum Integrated Circuit Combining Quantum Dot with Digital-Analog Circuits on CMOS Chip: Presentation at ISSCC 2020 Shows Role FD-SOI Can Play in Embedding Qubit Arrays with Classic Electronics to Build Large-Scale Quantum Silicon Processors February 20th, 2020

CEA-Leti Presents High-Performance Processor Breakthrough With Active Interposer and 3D Stacked Chiplets at ISSCC 2020 February 19th, 2020

New green technology from UMass Amherst generates electricity 'out of thin air' Renewable device could help mitigate climate change, power medical devices February 17th, 2020

Wireless/telecommunications/RF/Antennas/Microwaves

The Wave of the Future: Researchers achieve first successful generation and detection of pure spin currents in antiferromagnetic materials January 29th, 2020

Quantum physics: On the way to quantum networks January 24th, 2020

At CES 2020, CEA-Leti Will Demo System that Eliminates Interference in LiFi Networks: System from CEA-Leti Detects Interference And Optimizes Data Transmission Rates for Each Nearby Device December 20th, 2019

Tiny magnetic particles enable new material to bend, twist, and grab December 13th, 2019

Hardware

SUNY Poly Professor Partners with Leading Institutions on NSF Award for Quantum Information Science Research: SUNY Poly Research Builds Upon Recent Quantum-related Research Initiatives and Workshops January 27th, 2020

Do you Kyoto? World-leading companies share their approaches to environmentally friendly business at NAUM’19 October 14th, 2019

Internet-of-Things

A record-setting transistor: Engineering professor designs transistor that could enable cheaper, faster wireless communications November 29th, 2019

GLOBALFOUNDRIES and Racyics GmbH Demonstrate Ultra-Low-Power Microcontroller for the Internet of Things: Record silicon results to be presented tomorrow at GTC 2019 in Munich, made possible by the adaptive body biasing capability on GF’s 22FDX® platform, along with Racyics’ IP October 11th, 2019

GLOBALFOUNDRIES Brings New Level of Security and Protection on 22FDX Platform for Connected Systems:22FDX security solution aims to protect against physical tampering and attacks for cellular Internet of Things (IoT) devices October 11th, 2019

Possible Futures

Researchers show what drives a novel, ordered assembly of alternating peptides February 20th, 2020

CEA-Leti and CEA-IRIG Demonstrate Quantum Integrated Circuit Combining Quantum Dot with Digital-Analog Circuits on CMOS Chip: Presentation at ISSCC 2020 Shows Role FD-SOI Can Play in Embedding Qubit Arrays with Classic Electronics to Build Large-Scale Quantum Silicon Processors February 20th, 2020

CEA-Leti Presents High-Performance Processor Breakthrough With Active Interposer and 3D Stacked Chiplets at ISSCC 2020 February 19th, 2020

New green technology from UMass Amherst generates electricity 'out of thin air' Renewable device could help mitigate climate change, power medical devices February 17th, 2020

Chip Technology

CEA-Leti and CEA-IRIG Demonstrate Quantum Integrated Circuit Combining Quantum Dot with Digital-Analog Circuits on CMOS Chip: Presentation at ISSCC 2020 Shows Role FD-SOI Can Play in Embedding Qubit Arrays with Classic Electronics to Build Large-Scale Quantum Silicon Processors February 20th, 2020

CEA-Leti Presents High-Performance Processor Breakthrough With Active Interposer and 3D Stacked Chiplets at ISSCC 2020 February 19th, 2020

KIST unveils the mystery of van der Waals magnets, a material for future semiconductors: Overcoming the limits of current magnetic materials, giving hope for development of next-generation semiconductors February 14th, 2020

A megalibrary of nanoparticles: Researchers at Penn State have developed a simple approach that could produce over 65,000 different types of complex nanoparticles January 30th, 2020

Nanoelectronics

CEA-Leti and CEA-IRIG Demonstrate Quantum Integrated Circuit Combining Quantum Dot with Digital-Analog Circuits on CMOS Chip: Presentation at ISSCC 2020 Shows Role FD-SOI Can Play in Embedding Qubit Arrays with Classic Electronics to Build Large-Scale Quantum Silicon Processors February 20th, 2020

FEFU scientists participate in development of ceramic materials that are IR-transparent December 27th, 2019

In leap for quantum computing, silicon quantum bits establish a long-distance relationship: Princeton scientists demonstrate that two silicon quantum bits can communicate across relatively long distances in a turning point for the technology December 27th, 2019

Saving Moore’s Law: Electrical and computer engineering researchers propose 3D integration with 2D materials December 27th, 2019

Discoveries

Researchers show what drives a novel, ordered assembly of alternating peptides February 20th, 2020

New green technology from UMass Amherst generates electricity 'out of thin air' Renewable device could help mitigate climate change, power medical devices February 17th, 2020

Does graphene cause or prevent the corrosion of copper? New study finally settles the debate: Scientists in Korea are first to observe an unprecedented way in which graphene forms a hybrid layer that prevents copper corrosion February 14th, 2020

KIST unveils the mystery of van der Waals magnets, a material for future semiconductors: Overcoming the limits of current magnetic materials, giving hope for development of next-generation semiconductors February 14th, 2020

Announcements

CEA-Leti and CEA-IRIG Demonstrate Quantum Integrated Circuit Combining Quantum Dot with Digital-Analog Circuits on CMOS Chip: Presentation at ISSCC 2020 Shows Role FD-SOI Can Play in Embedding Qubit Arrays with Classic Electronics to Build Large-Scale Quantum Silicon Processors February 20th, 2020

CEA-Leti Presents High-Performance Processor Breakthrough With Active Interposer and 3D Stacked Chiplets at ISSCC 2020 February 19th, 2020

New green technology from UMass Amherst generates electricity 'out of thin air' Renewable device could help mitigate climate change, power medical devices February 17th, 2020

KIST unveils the mystery of van der Waals magnets, a material for future semiconductors: Overcoming the limits of current magnetic materials, giving hope for development of next-generation semiconductors February 14th, 2020

Interviews/Book Reviews/Essays/Reports/Podcasts/Journals/White papers/Posters

Researchers show what drives a novel, ordered assembly of alternating peptides February 20th, 2020

New green technology from UMass Amherst generates electricity 'out of thin air' Renewable device could help mitigate climate change, power medical devices February 17th, 2020

Does graphene cause or prevent the corrosion of copper? New study finally settles the debate: Scientists in Korea are first to observe an unprecedented way in which graphene forms a hybrid layer that prevents copper corrosion February 14th, 2020

KIST unveils the mystery of van der Waals magnets, a material for future semiconductors: Overcoming the limits of current magnetic materials, giving hope for development of next-generation semiconductors February 14th, 2020

Artificial Intelligence

Nano Dimension Appoints Seasoned Hi-Tech Executive Yaron Eitan to its Board of Directors February 13th, 2020

SUNY Poly Professor Partners with Leading Institutions on NSF Award for Quantum Information Science Research: SUNY Poly Research Builds Upon Recent Quantum-related Research Initiatives and Workshops January 27th, 2020

Brain-like functions emerging in a metallic nanowire network: Emerging fluctuation-based functionalities are expected to open a way to novel memory device technology December 27th, 2019

"Inverse Design for Self-Assembly: Patchy Particles, Machine Learning, and the Truth about Entropy" December 3rd, 2019

NanoNews-Digest
The latest news from around the world, FREE



  Premium Products
NanoNews-Custom
Only the news you want to read!
 Learn More
NanoStrategies
Full-service, expert consulting
 Learn More











ASP
Nanotechnology Now Featured Books




NNN

The Hunger Project