Home > News > Nano memory scheme handles defects
September 8th, 2004
Nano memory scheme handles defects
Abstract:
Electrical components that are two or three orders of magnitude smaller than E. coli bacteria promise ultra-high speed at ultra-low-power, but they also present several challenges. Nanoscale electronics devices have a fairly high defect rate, and architectures designed to guide their use must take this into account
Researchers from Hongik University in Korea have devised a memory architecture designed for nanoscale crossbar electronics.
Source:
TRN
Bookmark:
| Related News Press |
Memory Technology
Utilizing palladium for addressing contact issues of buried oxide thin film transistors April 5th, 2024
Interdisciplinary: Rice team tackles the future of semiconductors Multiferroics could be the key to ultralow-energy computing October 6th, 2023
Researchers discover materials exhibiting huge magnetoresistance June 9th, 2023
Discoveries
Chemical reactions can scramble quantum information as well as black holes April 5th, 2024
New micromaterial releases nanoparticles that selectively destroy cancer cells April 5th, 2024
Utilizing palladium for addressing contact issues of buried oxide thin film transistors April 5th, 2024
 |
||
 |
||
| The latest news from around the world, FREE | ||
 |
||
|
|
||
| Premium Products | ||
 |
||
|
Only the news you want to read!
Learn More |
||
 |
||
|
Full-service, expert consulting
Learn More |
||
|
|
||