Nanotechnology Now

Our NanoNews Digest Sponsors

Heifer International

Wikipedia Affiliate Button


DHgate

Home > Press > UMC Adopts Cadence 40-Nanometer Reference Flow for Low Power, Verification, Implementation and DFM-Aware Design

Abstract:
Cadence CPF-based Low Power Flow and Integrated DFM Capabilities Enable Simplified Advanced Node Design Methodology for UMC Customers

UMC Adopts Cadence 40-Nanometer Reference Flow for Low Power, Verification, Implementation and DFM-Aware Design

Hsin-Chu, Taiwan | Posted on July 30th, 2009

Cadence Design Systems, Inc. (NASDAQ: CDNS), the leader in global design innovation, announced today that it has delivered an end-to-end CPF-based low power and DFM-aware design, verification, and implementation solution tuned for semiconductor foundry UMC in support of its 40-nanometer process technology. The new reference flow provides designers with a reliable, UMC-validated methodology incorporating the latest in low power techniques and model-based DFM analysis and optimization capabilities for maximum power efficiency, superior quality of results, and accelerated yield ramp for advanced node designs.

"The Cadence methodology for UMC's 40-nanometer process allows designers to create power-efficient chips using a single methodology that delivers consistent power intent all the way to production," said Stephen Fu, director of the IP Development & Design Support Division at UMC. "In addition, the flow supports the UMC 40-nanometer process with advanced design-side DFM capabilities during physical implementation for lower risk and faster time to volume."

The UMC reference flow employs the CPF-enabled Encounter® Digital Implementation (EDI) System and Cadence Low-Power Solution, and is aimed at efficient energy use and highest yield for 40-nm system-on-chip designs. The Cadence Low-Power Solution is the industry's first complete flow that integrates logic design, verification, and implementation with the Si2-standard Common Power Format and features power awareness throughout all necessary design steps, including logic synthesis, simulation, design for test, equivalence checking, silicon virtual prototyping, physical implementation and complete signoff analysis. CPF is an Si2-approved industry standard format for specifying power-saving techniques early in the design process, enabling sharing and reuse of low-power intelligence.

In addition to low power, the UMC reference flow also employs the Encounter Digital Implementation System's full suite of integrated and foundry-certified model-based DFM capabilities for lithography. This enables designers to confidently prevent, analyze, and optimize for potential DFM hot-spots during the physical implementation flow in concert with other optimizations, including timing, signal integrity, area, power, and yield.

"The Cadence Low-Power Solution is unique, and our integrated DFM technologies are essential to advanced design methodologies today," said Nitin Deo, group marketing director of Implementation Products at Cadence. "We are proud of our collaboration with UMC to provide the industry with a robust 40-nanometer design flow that delivers the most important requirements for designs today: performance, power efficiency, productivity, reliability and superior manufacturability."

####

About Cadence Design Systems
Cadence enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software and hardware, methodologies, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at www.cadence.com.

For more information, please click here

Contacts:
Dan Holden
Cadence Design Systems, Inc.
408-944-7457

Copyright © Cadence Design Systems

If you have a comment, please Contact us.

Issuers of news releases, not 7th Wave, Inc. or Nanotechnology Now, are solely responsible for the accuracy of the content.

Bookmark:
Delicious Digg Newsvine Google Yahoo Reddit Magnoliacom Furl Facebook

Related News Press

News and information

Creating a color printer that uses a colorless, non-toxic ink inspired by nature February 11th, 2016

SLAC X-ray laser turns crystal imperfections into better images of important biomolecules: New method could remove major obstacles to studying structures of complex biological machines February 11th, 2016

Nanoparticle reduces targeted cancer drug's toxicity February 11th, 2016

Cima NanoTech Debuts Large Interactive Touch Screens with European Customers at ISE 2016: For the first time in Europe, Cima NanoTech’s wide range of high performance, projected capacitive touch modules are showcased February 11th, 2016

Chip Technology

New thin film transistor may lead to flexible devices: Researchers engineer an electronics first, opening door to flexible electronics February 10th, 2016

SUNY Poly and GLOBALFOUNDRIES Announce New $500M R&D Program in Albany To Accelerate Next Generation Chip Technology: Arrival of Second Cutting Edge EUV Lithography Tool Launches New Patterning Center That Will Generate Over 100 New High Tech Jobs at SUNY Poly February 9th, 2016

Electron's 1-D metallic surface state observed: A step for the prediction of electronic properties of extremely-fine metal nanowires in next-generation semiconductors February 9th, 2016

Metal oxide sandwiches: New option to manipulate properties of interfaces February 8th, 2016

Nanoelectronics

Electron's 1-D metallic surface state observed: A step for the prediction of electronic properties of extremely-fine metal nanowires in next-generation semiconductors February 9th, 2016

The iron stepping stones to better wearable tech without semiconductors February 8th, 2016

Spin dynamics in an atomically thin semi-conductor February 1st, 2016

New type of nanowires, built with natural gas heating: UNIST research team developed a new simple nanowire manufacturing technique February 1st, 2016

Announcements

Creating a color printer that uses a colorless, non-toxic ink inspired by nature February 11th, 2016

SLAC X-ray laser turns crystal imperfections into better images of important biomolecules: New method could remove major obstacles to studying structures of complex biological machines February 11th, 2016

Nanoparticle reduces targeted cancer drug's toxicity February 11th, 2016

Cima NanoTech Debuts Large Interactive Touch Screens with European Customers at ISE 2016: For the first time in Europe, Cima NanoTech’s wide range of high performance, projected capacitive touch modules are showcased February 11th, 2016

NanoNews-Digest
The latest news from around the world, FREE




  Premium Products
NanoNews-Custom
Only the news you want to read!
 Learn More
NanoTech-Transfer
University Technology Transfer & Patents
 Learn More
NanoStrategies
Full-service, expert consulting
 Learn More











ASP
Nanotechnology Now Featured Books




NNN

The Hunger Project







Car Brands
Buy website traffic