Nanotechnology Now

Our NanoNews Digest Sponsors

Heifer International

Wikipedia Affiliate Button

Home > Press > UMC Adopts Cadence 40-Nanometer Reference Flow for Low Power, Verification, Implementation and DFM-Aware Design

Abstract:
Cadence CPF-based Low Power Flow and Integrated DFM Capabilities Enable Simplified Advanced Node Design Methodology for UMC Customers

UMC Adopts Cadence 40-Nanometer Reference Flow for Low Power, Verification, Implementation and DFM-Aware Design

Hsin-Chu, Taiwan | Posted on July 30th, 2009

Cadence Design Systems, Inc. (NASDAQ: CDNS), the leader in global design innovation, announced today that it has delivered an end-to-end CPF-based low power and DFM-aware design, verification, and implementation solution tuned for semiconductor foundry UMC in support of its 40-nanometer process technology. The new reference flow provides designers with a reliable, UMC-validated methodology incorporating the latest in low power techniques and model-based DFM analysis and optimization capabilities for maximum power efficiency, superior quality of results, and accelerated yield ramp for advanced node designs.

"The Cadence methodology for UMC's 40-nanometer process allows designers to create power-efficient chips using a single methodology that delivers consistent power intent all the way to production," said Stephen Fu, director of the IP Development & Design Support Division at UMC. "In addition, the flow supports the UMC 40-nanometer process with advanced design-side DFM capabilities during physical implementation for lower risk and faster time to volume."

The UMC reference flow employs the CPF-enabled Encounter® Digital Implementation (EDI) System and Cadence Low-Power Solution, and is aimed at efficient energy use and highest yield for 40-nm system-on-chip designs. The Cadence Low-Power Solution is the industry's first complete flow that integrates logic design, verification, and implementation with the Si2-standard Common Power Format and features power awareness throughout all necessary design steps, including logic synthesis, simulation, design for test, equivalence checking, silicon virtual prototyping, physical implementation and complete signoff analysis. CPF is an Si2-approved industry standard format for specifying power-saving techniques early in the design process, enabling sharing and reuse of low-power intelligence.

In addition to low power, the UMC reference flow also employs the Encounter Digital Implementation System's full suite of integrated and foundry-certified model-based DFM capabilities for lithography. This enables designers to confidently prevent, analyze, and optimize for potential DFM hot-spots during the physical implementation flow in concert with other optimizations, including timing, signal integrity, area, power, and yield.

"The Cadence Low-Power Solution is unique, and our integrated DFM technologies are essential to advanced design methodologies today," said Nitin Deo, group marketing director of Implementation Products at Cadence. "We are proud of our collaboration with UMC to provide the industry with a robust 40-nanometer design flow that delivers the most important requirements for designs today: performance, power efficiency, productivity, reliability and superior manufacturability."

####

About Cadence Design Systems
Cadence enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software and hardware, methodologies, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at www.cadence.com.

For more information, please click here

Contacts:
Dan Holden
Cadence Design Systems, Inc.
408-944-7457

Copyright © Cadence Design Systems

If you have a comment, please Contact us.

Issuers of news releases, not 7th Wave, Inc. or Nanotechnology Now, are solely responsible for the accuracy of the content.

Bookmark:
Delicious Digg Newsvine Google Yahoo Reddit Magnoliacom Furl Facebook

Related News Press

News and information

Fewer defects from a 2-D approach August 15th, 2017

Scientists from the University of Manchester and Diamond Light Source work with Deben to develop and test a new compression stage to study irradiated graphite at elevated temperatures August 15th, 2017

Oxford Instruments Plasma Technology announces a new partner in Korea August 15th, 2017

2-faced 2-D material is a first at Rice: Rice University materials scientists create flat sandwich of sulfur, molybdenum and selenium August 14th, 2017

Chip Technology

Surprise discovery in the search for energy efficient information storage August 10th, 2017

GLOBALFOUNDRIES Demonstrates 2.5D High-Bandwidth Memory Solution for Data Center, Networking, and Cloud Applications: Solution leverages 2.5D packaging with low-latency, high-bandwidth memory PHY built on FX-14™ ASIC design system August 9th, 2017

Nanometrics Announces Upcoming Investor Events August 3rd, 2017

GLOBALFOUNDRIES, Silicon Mobility Deliver the Industry’s First Automotive FPCU to Boost Performance for Hybrid and Electric Vehicles: Silicon Mobility and GF’s 55nm LPx -enabled platform, with SST’s highly-reliable SuperFlash® memory technology, boosts automotive performance, ene August 3rd, 2017

Nanoelectronics

GLOBALFOUNDRIES Demonstrates 2.5D High-Bandwidth Memory Solution for Data Center, Networking, and Cloud Applications: Solution leverages 2.5D packaging with low-latency, high-bandwidth memory PHY built on FX-14™ ASIC design system August 9th, 2017

GLOBALFOUNDRIES, Silicon Mobility Deliver the Industry’s First Automotive FPCU to Boost Performance for Hybrid and Electric Vehicles: Silicon Mobility and GF’s 55nm LPx -enabled platform, with SST’s highly-reliable SuperFlash® memory technology, boosts automotive performance, ene August 3rd, 2017

Scientists discover new magnet with nearly massless charge carriers July 29th, 2017

Atomic discovery opens door to greener, faster, smaller electronic circuitry: Scientists find way to correct communication pathways in silicon chips, making them perfect July 27th, 2017

Announcements

Fewer defects from a 2-D approach August 15th, 2017

Scientists from the University of Manchester and Diamond Light Source work with Deben to develop and test a new compression stage to study irradiated graphite at elevated temperatures August 15th, 2017

Oxford Instruments Plasma Technology announces a new partner in Korea August 15th, 2017

2-faced 2-D material is a first at Rice: Rice University materials scientists create flat sandwich of sulfur, molybdenum and selenium August 14th, 2017

NanoNews-Digest
The latest news from around the world, FREE



  Premium Products
NanoNews-Custom
Only the news you want to read!
 Learn More
NanoTech-Transfer
University Technology Transfer & Patents
 Learn More
NanoStrategies
Full-service, expert consulting
 Learn More











ASP
Nanotechnology Now Featured Books




NNN

The Hunger Project