Nanotechnology Now

Our NanoNews Digest Sponsors

Heifer International

Wikipedia Affiliate Button

Home > Press > UMC Adopts Cadence 40-Nanometer Reference Flow for Low Power, Verification, Implementation and DFM-Aware Design

Abstract:
Cadence CPF-based Low Power Flow and Integrated DFM Capabilities Enable Simplified Advanced Node Design Methodology for UMC Customers

UMC Adopts Cadence 40-Nanometer Reference Flow for Low Power, Verification, Implementation and DFM-Aware Design

Hsin-Chu, Taiwan | Posted on July 30th, 2009

Cadence Design Systems, Inc. (NASDAQ: CDNS), the leader in global design innovation, announced today that it has delivered an end-to-end CPF-based low power and DFM-aware design, verification, and implementation solution tuned for semiconductor foundry UMC in support of its 40-nanometer process technology. The new reference flow provides designers with a reliable, UMC-validated methodology incorporating the latest in low power techniques and model-based DFM analysis and optimization capabilities for maximum power efficiency, superior quality of results, and accelerated yield ramp for advanced node designs.

"The Cadence methodology for UMC's 40-nanometer process allows designers to create power-efficient chips using a single methodology that delivers consistent power intent all the way to production," said Stephen Fu, director of the IP Development & Design Support Division at UMC. "In addition, the flow supports the UMC 40-nanometer process with advanced design-side DFM capabilities during physical implementation for lower risk and faster time to volume."

The UMC reference flow employs the CPF-enabled Encounter® Digital Implementation (EDI) System and Cadence Low-Power Solution, and is aimed at efficient energy use and highest yield for 40-nm system-on-chip designs. The Cadence Low-Power Solution is the industry's first complete flow that integrates logic design, verification, and implementation with the Si2-standard Common Power Format and features power awareness throughout all necessary design steps, including logic synthesis, simulation, design for test, equivalence checking, silicon virtual prototyping, physical implementation and complete signoff analysis. CPF is an Si2-approved industry standard format for specifying power-saving techniques early in the design process, enabling sharing and reuse of low-power intelligence.

In addition to low power, the UMC reference flow also employs the Encounter Digital Implementation System's full suite of integrated and foundry-certified model-based DFM capabilities for lithography. This enables designers to confidently prevent, analyze, and optimize for potential DFM hot-spots during the physical implementation flow in concert with other optimizations, including timing, signal integrity, area, power, and yield.

"The Cadence Low-Power Solution is unique, and our integrated DFM technologies are essential to advanced design methodologies today," said Nitin Deo, group marketing director of Implementation Products at Cadence. "We are proud of our collaboration with UMC to provide the industry with a robust 40-nanometer design flow that delivers the most important requirements for designs today: performance, power efficiency, productivity, reliability and superior manufacturability."

####

About Cadence Design Systems
Cadence enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software and hardware, methodologies, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at www.cadence.com.

For more information, please click here

Contacts:
Dan Holden
Cadence Design Systems, Inc.
408-944-7457

Copyright © Cadence Design Systems

If you have a comment, please Contact us.

Issuers of news releases, not 7th Wave, Inc. or Nanotechnology Now, are solely responsible for the accuracy of the content.

Bookmark:
Delicious Digg Newsvine Google Yahoo Reddit Magnoliacom Furl Facebook

Related News Press

News and information

GLOBALFOUNDRIES and Chengdu Partner to Expand FD-SOI Ecosystem in China: More than $100M investment to establish a center of excellence for FDXTM FD-SOI design May 23rd, 2017

Zap! Graphene is bad news for bacteria: Rice, Ben-Gurion universities show laser-induced graphene kills bacteria, resists biofouling May 22nd, 2017

Leti Will Demo World’s-first WVGA 10-µm Pitch GaN Microdisplays for Augmented Reality Video at Display Week in Los Angles: Invited Paper also Will Present Leti’s Success with New Augmented Reality Technology That Reduces Pixel Pitch to Less than 5 Microns May 22nd, 2017

Graphene-nanotube hybrid boosts lithium metal batteries: Rice University prototypes store 3 times the energy of lithium-ion batteries May 19th, 2017

Chip Technology

GLOBALFOUNDRIES and Chengdu Partner to Expand FD-SOI Ecosystem in China: More than $100M investment to establish a center of excellence for FDXTM FD-SOI design May 23rd, 2017

Plasmon-powered upconversion nanocrystals for enhanced bioimaging and polarized emission: Plasmonic gold nanorods brighten lanthanide-doped upconversion superdots for improved multiphoton bioimaging contrast and enable polarization-selective nonlinear emissions for novel nanoscal May 19th, 2017

Oddball enzyme provides easy path to synthetic biomaterials May 17th, 2017

Racyics Launches ‘makeChip’ Design Service Platform for GLOBALFOUNDRIES’ 22FDX® Technology: Racyics will provide IP and design services as a part of the foundry’s FDXcelerator™ Partner Program May 11th, 2017

Nanoelectronics

Oddball enzyme provides easy path to synthetic biomaterials May 17th, 2017

Racyics Launches ‘makeChip’ Design Service Platform for GLOBALFOUNDRIES’ 22FDX® Technology: Racyics will provide IP and design services as a part of the foundry’s FDXcelerator™ Partner Program May 11th, 2017

Researchers “iron out” graphene’s wrinkles: New technique produces highly conductive graphene wafers April 3rd, 2017

A big leap toward tinier lines: Self-assembly technique could lead to long-awaited, simple method for making smaller microchip patterns March 27th, 2017

Announcements

GLOBALFOUNDRIES and Chengdu Partner to Expand FD-SOI Ecosystem in China: More than $100M investment to establish a center of excellence for FDXTM FD-SOI design May 23rd, 2017

Zap! Graphene is bad news for bacteria: Rice, Ben-Gurion universities show laser-induced graphene kills bacteria, resists biofouling May 22nd, 2017

Leti Will Demo World’s-first WVGA 10-µm Pitch GaN Microdisplays for Augmented Reality Video at Display Week in Los Angles: Invited Paper also Will Present Leti’s Success with New Augmented Reality Technology That Reduces Pixel Pitch to Less than 5 Microns May 22nd, 2017

Graphene-nanotube hybrid boosts lithium metal batteries: Rice University prototypes store 3 times the energy of lithium-ion batteries May 19th, 2017

NanoNews-Digest
The latest news from around the world, FREE



  Premium Products
NanoNews-Custom
Only the news you want to read!
 Learn More
NanoTech-Transfer
University Technology Transfer & Patents
 Learn More
NanoStrategies
Full-service, expert consulting
 Learn More











ASP
Nanotechnology Now Featured Books




NNN

The Hunger Project