Home > News > Nanotech finds a home in memory
June 12th, 2006
Nanotech finds a home in memory
Abstract:
With memory bits set to take up the vast majority of tomorrow's system-on-chip solutions, new forms of memory technology will be needed to keep power consumption under control, according to Yoshio Nishi, director of the Center for Integrated Systems at Stanford University.
Speaking here at the IEEE 2006 Silicon Nanoelectronics Workshop on Sunday (June 11) Nishi said: "By 2016, chips will be almost all memory, and almost all of the power consumption will be from memory."
Source:
EETimes
| Related News Press |
Possible Futures
Decoding hydrogen‑bond network of electrolyte for cryogenic durable aqueous zinc‑ion batteries January 30th, 2026
COF scaffold membrane with gate‑lane nanostructure for efficient Li+/Mg2+ separation January 30th, 2026
Memory Technology
Researchers tackle the memory bottleneck stalling quantum computing October 3rd, 2025
First real-time observation of two-dimensional melting process: Researchers at Mainz University unveil new insights into magnetic vortex structures August 8th, 2025
Utilizing palladium for addressing contact issues of buried oxide thin film transistors April 5th, 2024
Announcements
Decoding hydrogen‑bond network of electrolyte for cryogenic durable aqueous zinc‑ion batteries January 30th, 2026
COF scaffold membrane with gate‑lane nanostructure for efficient Li+/Mg2+ separation January 30th, 2026
|
|
||
|
|
||
| The latest news from around the world, FREE | ||
|
|
||
|
|
||
| Premium Products | ||
|
|
||
|
Only the news you want to read!
Learn More |
||
|
|
||
|
Full-service, expert consulting
Learn More |
||
|
|
||