Nanotechnology Now

Our NanoNews Digest Sponsors



Heifer International

Wikipedia Affiliate Button


android tablet pc

Home > Press > Taking transistors into a new dimension



© X-L Han and G. Larrieu Diagram of a 3D nano-transistor showing the gate (red) surrounding the vertical nanowires (green) and separating the contacts at the ends of each nanowire (beige).
© X-L Han and G. Larrieu Diagram of a 3D nano-transistor showing the gate (red) surrounding the vertical nanowires (green) and separating the contacts at the ends of each nanowire (beige).

Abstract:
A new breakthrough could push the limits of the miniaturization of electronic components further than previously thought possible. A team at the Laboratoire d'Analyse et d'Architecture des Systèmes (LAAS-CNRS, Toulouse) and Institut d'Électronique, de Microélectronique et de Nanotechnologie (IEMN, CNRS / University of Lille 1 / University of Valenciennes and Hainaut-Cambresis / Isen) has built a nanometric transistor that displays exceptional properties for a device of its size. To achieve this result, the researchers developed a novel three-dimensional architecture consisting of a vertical nanowire array whose conductivity is controlled by a gate measuring only 14 nm in length. Published in Nanoscale, these findings open the way toward alternatives to the planar structures used in microprocessors and memory units. The use of 3D transistors could significantly increase the power of microelectronic devices.

Taking transistors into a new dimension

Paris, France | Posted on March 12th, 2013

The "building blocks" of microelectronics, transistors consist of a semiconductor component, called channel, linking two terminals. The flow of current between these terminals is controlled by a third terminal, called gate. Acting like a switch, the gate determines whether the transistor is on or off. Over the past 50 years, transistors have been steadily reduced in size, enabling the development of increasingly powerful microelectronic devices. However, it is generally agreed that today's transistors, with their planar architecture, are nearing the limits of miniaturization: there is a minimum size under which the gate control over the channel becomes less and less effective. In particular, leakage currents begin to interfere with the logical operations performed by the transistor array. To overcome this problem, researchers around the world are investigating alternatives that will allow the race for miniaturization to continue.

A team of researchers at the LAAS and IEMN has now built the first truly three-dimensional nanometric transistor. The device consists of a tight vertical nanowire array of about 200 nm in length linking two conductive surfaces. A chromium gate completely surrounds each nanowire and controls the flow of current, resulting in optimum transistor control for a system of this size. The gate is only 14 nm in length, compared with 28 nm for the transistors in today's chips, but its capacity to control the current in the transistor's channel meets the requirements of contemporary microelectronics.

This architecture could lead to the development of microprocessors in which the transistors are stacked together. The number of transistors in a given space could thus be increased considerably, along with the performance capacity of microprocessors and memory units. Another significant advantage of these components is that they are relatively simple to manufacture and do not require high-resolution lithography.[1] In addition, these 3D transistors could be easily integrated into the conventional microelectronic devices used by the industry today.

A patent has been filed for these transistors. The researchers now plan to continue their efforts to further reduce the size of the gate, which they believe could be made smaller than 10 nm while still providing satisfactory control over the transistor. In addition, the team is looking for industrial partners to help design the electronic devices of the future using the 3D architecture of these novel transistors.

[1] A common technique for surface texturing in micro / nano technology, lithography is used to transfer predefined motifs onto a sensitive resin.

Full bibliographic information

Vertical nanowire array-based field effect transistors for ultimate scaling.. G. Larrieu and X.-L. Han. Nanoscale, online as of 23 January 2013 (doi:10..1039/C3NR33738C).

####

For more information, please click here

Contacts:
Julien Guillaume
+ 33 1 44 96 51 51


Researcher
Guilhem Larrieu
Tel +33 (0)5 61 33 79 84


CNRS press officer
Ornella Piu
Tel +33 (0)1 44 96 43 09

Copyright © AlphaGalileo

If you have a comment, please Contact us.

Issuers of news releases, not 7th Wave, Inc. or Nanotechnology Now, are solely responsible for the accuracy of the content.

Bookmark:
Delicious Digg Newsvine Google Yahoo Reddit Magnoliacom Furl Facebook

Related News Press

News and information

Raman Whispering Gallery Detects Nanoparticles September 1st, 2014

A new, tunable device for spintronics: An international team of scientists including physicist Jairo Sinova from the University of Mainz realises a tunable spin-charge converter made of GaAs August 29th, 2014

Nanoscale assembly line August 29th, 2014

New Vice President Takes Helm at CNSE CMOST: Catherine Gilbert To Lead CNSE Children’s Museum of Science and Technology Through Expansion And Relocation August 29th, 2014

Chip Technology

New analytical technology reveals 'nanomechanical' surface traits August 29th, 2014

Fonon Announces 3D Metal Sintering Technology: Emerging Additive Nano Powder Manufacturing Technology August 28th, 2014

RMIT delivers $30m boost to micro and nano-tech August 26th, 2014

Competition for Graphene: Berkeley Lab Researchers Demonstrate Ultrafast Charge Transfer in New Family of 2D Semiconductors August 26th, 2014

Nanoelectronics

Competition for Graphene: Berkeley Lab Researchers Demonstrate Ultrafast Charge Transfer in New Family of 2D Semiconductors August 26th, 2014

A*STAR and industry form S$200M semiconductor R&D July 25th, 2014

A Crystal Wedding in the Nanocosmos July 23rd, 2014

3-D nanostructure could benefit nanoelectronics, gas storage: Rice U. researchers predict functional advantages of 3-D boron nitride July 15th, 2014

Discoveries

Raman Whispering Gallery Detects Nanoparticles September 1st, 2014

A new, tunable device for spintronics: An international team of scientists including physicist Jairo Sinova from the University of Mainz realises a tunable spin-charge converter made of GaAs August 29th, 2014

Nanoscale assembly line August 29th, 2014

Copper shines as flexible conductor August 29th, 2014

Announcements

Raman Whispering Gallery Detects Nanoparticles September 1st, 2014

Nanoscale assembly line August 29th, 2014

New analytical technology reveals 'nanomechanical' surface traits August 29th, 2014

New Vice President Takes Helm at CNSE CMOST: Catherine Gilbert To Lead CNSE Children’s Museum of Science and Technology Through Expansion And Relocation August 29th, 2014

Patents/IP/Tech Transfer/Licensing

New analytical technology reveals 'nanomechanical' surface traits August 29th, 2014

AQUANOVA receives Technology Leadership Award 2014 FROST & SULLIVAN honors NovaSOL® Technology again August 12th, 2014

Blacktrace Holdings Ltd. to in-license PerkinElmer Technology August 8th, 2014

Silicene Labs Announces the Launch of Patent-Pending, 2D Materials Composite Index™ : The Initial 2D Materials Composite Index™ for Q2 2014 Is: 857.3; Founders Include World-Renowned Physicist and Seasoned Business and IP Professionals July 24th, 2014

NanoNews-Digest
The latest news from around the world, FREE



  Premium Products
NanoNews-Custom
Only the news you want to read!
 Learn More
NanoTech-Transfer
University Technology Transfer & Patents
 Learn More
NanoStrategies
Full-service, expert consulting
 Learn More














ASP
Nanotechnology Now Featured Books




NNN

The Hunger Project







© Copyright 1999-2014 7th Wave, Inc. All Rights Reserved PRIVACY POLICY :: CONTACT US :: STATS :: SITE MAP :: ADVERTISE