- About Us
- Career Center
- Nano-Social Network
- Nano Consulting
- My Account
April 25th, 2005
A published road map for the semiconductor industry has the smallest distances between wires on a memory chip shrinking from 90 nanometers today to 65nm in 2007, to 45nm in 2010, to 32nm in 2013 and on down from there.
"What they are going to do 12 years from now is mapped out, but they don't have a clue how to do that," says (HP Labs' Duncan) Stewart. "In fact, they think they may not be able to do it."
The 32nm milestone is "a reasonable place for us to inject some of these ideas," he says. The idea isn't to replace silicon transistors but to build certain devices, such as ultradense memories, on top of CMOS chips. Stewart says HP hopes to eventually build crossbar devices smaller than 3nm.
|Related News Press|
Thin films offer promise for ferroelectric devices: Researchers at Tokyo Institute of Technology demystify the ferroelectric properties observed in hafnium-oxide-based thin films, revealing a potentially useful device material August 3rd, 2015
March 2016; 6th Int'l Conference on Nanostructures in Iran July 29th, 2015
Spintronics: Molecules stabilizing magnetism: Organic molecules fixing the magnetic orientation of a cobalt surface/ building block for a compact and low-cost storage technology/ publication in Nature Materials July 25th, 2015
An easy, scalable and direct method for synthesizing graphene in silicon microelectronics: Korean researchers grow 4-inch diameter, high-quality, multi-layer graphene on desired silicon substrates, an important step for harnessing graphene in commercial silicon microelectronics July 21st, 2015
Russia’s Nano-enabled Products Market to Witness Massive Growth February 8th, 2011
Adept Technology Announces Orders for Over $600K from Chinese Partner January 18th, 2011
Nanostart-held ItN Nanovation Receives Major Follow-on Order in Saudi Arabia November 29th, 2010
Homegrown Companies Developing Batteries for Clean Energy Storage November 2nd, 2010