Nanotechnology Now

Our NanoNews Digest Sponsors

Heifer International

Wikipedia Affiliate Button

Home > Press > Leti Demonstrates Ultra-scaled Self-aligned Split-gate Memory Cell With 16nm Gate Length: Benefits Especially for Contactless Applications Include Larger Memory Window, Improved Control of Spacer Memory Gate Shape and Length, And Better Functionality

TEM images of ultra-scaled self-aligned split-gate device, with a memory gate length of 16nm.
TEM images of ultra-scaled self-aligned split-gate device, with a memory gate length of 16nm.

Abstract:
CEA-Leti announced today it has fabricated ultra-scaled split-gate memories with gate length of 16nm, and demonstrated their functionality, showing good writing and erasing performances with memory windows over 6V.

Leti Demonstrates Ultra-scaled Self-aligned Split-gate Memory Cell With 16nm Gate Length: Benefits Especially for Contactless Applications Include Larger Memory Window, Improved Control of Spacer Memory Gate Shape and Length, And Better Functionality

Grenoble, France | Posted on March 13th, 2014

The devices provide several benefits especially for contactless memory applications, such as enlargement of the memory window and increased functionality. Also because of an optimised fabrication step, the devices allow better control of spacer memory gate shape and length.

Split-gate flash memories are made of two transistors: an access transistor and a memory transistor with a charge-trapping layer (nitride, Si nanocrystals etc.). Split-gate architectures use a low-access voltage and minimize drain current during programming, which leads to a decrease of the programming power compared to standard one-transistor NOR memories. Because programming energy decreases when memory gate length decreases, ultra-scaling is particularly relevant for contactless applications.

Memory gate has been reduced down to 16nm thanks to a poly-Si spacer formed on the sidewall of the select transistor. This approach avoids costly lithography steps during fabrication and solves misalignment issues, which are responsible for a strong variation of the electrical performances, such as the memory window.

The main challenges of this self-aligned technology concern the precise control of the spacer memory gate shape and of the memory gate length. Spacer gate has to fulfil two difficult requirements: being as flat as possible in order to get a silicidation surface as large as possible while insuring a functional contact, and getting a steep edge in order to control the drain-junction doping.

####

About CEA-Leti
By creating innovation and transferring it to industry, Leti is the bridge between basic research and production of micro- and nanotechnologies that improve the lives of people around the world. Backed by its portfolio of 2,200 patents, Leti partners with large industrials, SMEs and startups to tailor advanced solutions that strengthen their competitive positions. It has launched more than 50 startups. Its 8,000m≤ of new-generation cleanroom space feature 200mm and 300mm wafer processing of micro and nano solutions for applications ranging from space to smart devices. Letiís staff of more than 1,700 includes 200 assignees from partner companies. Leti is based in Grenoble, France, and has offices in Silicon Valley, Calif., and Tokyo.

For more information, please click here

Contacts:
CEA-Leti
+33 4 38 78 02 26


Agency
+33 6 64 52 81 10

Copyright © CEA-Leti

If you have a comment, please Contact us.

Issuers of news releases, not 7th Wave, Inc. or Nanotechnology Now, are solely responsible for the accuracy of the content.

Bookmark:
Delicious Digg Newsvine Google Yahoo Reddit Magnoliacom Furl Facebook

Related News Press

News and information

Keeping electric car design on the right road: A closer look at the life-cycle impacts of lithium-ion batteries and proton exchange membrane fuel cells December 9th, 2016

Further improvement of qubit lifetime for quantum computers: New technique removes quasiparticles from superconducting quantum circuits December 9th, 2016

Chemical trickery corrals 'hyperactive' metal-oxide cluster December 8th, 2016

Scientists track chemical and structural evolution of catalytic nanoparticles in 3-D: Up-close, real-time, chemical-sensitive 3-D imaging offers clues for reducing cost/improving performance of catalysts for fuel-cell-powered vehicles and other applications December 8th, 2016

Chip Technology

Further improvement of qubit lifetime for quantum computers: New technique removes quasiparticles from superconducting quantum circuits December 9th, 2016

Chemical trickery corrals 'hyperactive' metal-oxide cluster December 8th, 2016

Leti IEDM 2016 Paper Clarifies Correlation between Endurance, Window Margin and Retention in RRAM for First Time: Paper Presented at IEDM 2016 Offers Ways to Reconcile High-cycling Requirements and Instability at High Temperatures in Resistive RAM December 6th, 2016

Tokyo Institute of Technology research: 3D solutions to energy savings in silicon power transistors December 6th, 2016

Memory Technology

New technology of ultrahigh density optical storage researched at Kazan University: The ever-growing demand for storage devices stimulates scientists to find new ways of improving the performance of existing technologies November 30th, 2016

A Tiny Machine: UCSB electrical and computer engineers design an infinitesimal computing device October 28th, 2016

How nanoscience will improve our health and lives in the coming years: Targeted medicine deliveries and increased energy efficiency are just two of many ways October 26th, 2016

Making the switch, this time with an insulator: Colorado State University physicists, joining the fundamental pursuit of using electron spins to store and manipulate information, have demonstrated a new approach to doing so, which could prove useful in the application of low-powe September 2nd, 2016

Announcements

Keeping electric car design on the right road: A closer look at the life-cycle impacts of lithium-ion batteries and proton exchange membrane fuel cells December 9th, 2016

Further improvement of qubit lifetime for quantum computers: New technique removes quasiparticles from superconducting quantum circuits December 9th, 2016

Researchers peer into atom-sized tunnels in hunt for better battery: May improve lithium ion for larger devices, like cars December 8th, 2016

Scientists track chemical and structural evolution of catalytic nanoparticles in 3-D: Up-close, real-time, chemical-sensitive 3-D imaging offers clues for reducing cost/improving performance of catalysts for fuel-cell-powered vehicles and other applications December 8th, 2016

NanoNews-Digest
The latest news from around the world, FREE




  Premium Products
NanoNews-Custom
Only the news you want to read!
 Learn More
NanoTech-Transfer
University Technology Transfer & Patents
 Learn More
NanoStrategies
Full-service, expert consulting
 Learn More











ASP
Nanotechnology Now Featured Books




NNN

The Hunger Project