Nanotechnology Now

Our NanoNews Digest Sponsors

Heifer International

Wikipedia Affiliate Button


DHgate

Home > Press > SEMATECH Advances Device Processing Techniques to Enable III-V Manufacturing: Results show significant progress in developing a low-cost process technology to deposit III-Vs on top of silicon

Abstract:
SEMATECH announced today that researchers have made significant advances in post-epitaxial growth backside clean processing that will prepare III-V technology for high-volume manufacturing. The research leading to these accomplishments was conducted at SEMATECH's facilities at the College of Nanoscale Science and Engineering (CNSE) in Albany, NY.

SEMATECH Advances Device Processing Techniques to Enable III-V Manufacturing: Results show significant progress in developing a low-cost process technology to deposit III-Vs on top of silicon

Albany, NY | Posted on June 27th, 2013

Following a two-year effort to improve process parameters and validating III-V on 200 mm Si VLSI process flows, technologists have identified the key mechanisms to enable a robust backside cleaning process and made significant progress in reducing the likelihood of process cross-contamination that could impact a high-volume manufacturing line. This important milestone was presented during SEMATECH's Surface Preparation and Cleaning Conference held recently in Austin, Texas.

Furthermore, SEMATECH has developed systematic experiments to identify the key mechanisms of backside contamination, which were then used to engineer robust backside clean process using standard high-volume manufacturing toolsets. At the same time, researchers assessed the environmental, safety and health (ESH) risks of applying and processing compound semiconductor films on silicon dioxide wafers.

"In order to drive cost-effective compliance solutions, SEMATECH is developing new testing and analysis methodologies to evaluate ESH impacts of novel materials," said Hsi-An Kwong, SEMATECH's ESH Technology Center program manager. "After conducting a process analysis of III-V manufacturing line, we were able to identify potential ESH risks, including generation of arsine and arsenic compounds, and develop protocols to help mitigate the impact to environment and safety."

Supported by the conventional Si CMOS processing capabilities of CNSE, SEMATECH researchers are now working jointly with chipmakers, equipment and materials suppliers and universities on the ESH and contamination challenges of processing III-V materials in a 300 mm fab in order to enable safe implementation of III-V technology for high-volume manufacturing.

III-V compound semiconductors are considered valid candidates as building blocks for the implementation of high-performance, low-power logic devices beyond the 10 nm technology node. To be truly competitive, III-V based technology must be monolithically integrated with Si in order to benefit from the existing Si-based semiconductor processing. For successful introduction into a Si manufacturing line, hetero-integrated III-V on Si wafers must be processed with a backside clean and capping processes.

"Through the success of our research and development efforts, SEMATECH is developing manufacturable solutions and practical implementation approaches to enable the fabrication of logic devices and systems on chips with diverse and improved functionalities," said Paul Kirsch, director of Front End Processes (FEP) at SEMATECH.

For over half a century, silicon-based materials have been the basic layers used in the manufacturing of CMOS transistors; however, these staple materials, as well as materials derived from silicon such as insulators and contact metals, are reaching their limits as the industry looks to lower power dissipation in CMOS devices and as scaling approaches the physical limits of silicon transistors. SEMATECH's FEP program is exploring innovative materials, new transistor structures and alternative non-volatile memories to address key aspects of system-level performance, power, variability and cost to help accelerate innovation in the continued scaling of logic and memory applications.

"The backside clean step is a key component of successful introduction of III-V material to a 300 mm high-volume manufacturing line," said Chris Hobbs, SEMATECH's FEP program manager. "Success at this step is critical to ensure contamination control through subsequent toolsets."

####

About SEMATECH
For over 25 years, SEMATECH®, the international consortium of leading semiconductor device, equipment, and materials manufacturers, has set global direction, enabled flexible collaboration, and bridged strategic R&D to manufacturing. Through our unwavering commitment to foster collaboration across the nanoelectronics industry, we help our members and partners address critical industry transitions, drive technical consensus, pull research into the industry mainstream, improve manufacturing productivity, and reduce risk and time to market. Information about SEMATECH can be found at www.sematech.org. Twitter: www.twitter.com/sematech

For more information, please click here

Contacts:
Erica McGill
SEMATECH
Marketing Communications
O: 518-649-1041

Copyright © SEMATECH

If you have a comment, please Contact us.

Issuers of news releases, not 7th Wave, Inc. or Nanotechnology Now, are solely responsible for the accuracy of the content.

Bookmark:
Delicious Digg Newsvine Google Yahoo Reddit Magnoliacom Furl Facebook

Related News Press

News and information

Metal oxide sandwiches: New option to manipulate properties of interfaces February 8th, 2016

Canadian physicists discover new properties of superconductivity February 8th, 2016

Leading bugs to the death chamber: A kinder face of cholesterol February 8th, 2016

From allergens to anodes: Pollen derived battery electrodes February 8th, 2016

Chip Technology

Metal oxide sandwiches: New option to manipulate properties of interfaces February 8th, 2016

The iron stepping stones to better wearable tech without semiconductors February 8th, 2016

Organic crystals allow creating flexible electronic devices: The researchers from the Faculty of Physics of the Moscow State University have grown organic crystals that allow creating flexible electronic devices February 5th, 2016

Scientists guide gold nanoparticles to form 'diamond' superlattices: DNA scaffolds cage and coax nanoparticles into position to form crystalline arrangements that mimic the atomic structure of diamond February 4th, 2016

Announcements

Metal oxide sandwiches: New option to manipulate properties of interfaces February 8th, 2016

Canadian physicists discover new properties of superconductivity February 8th, 2016

Leading bugs to the death chamber: A kinder face of cholesterol February 8th, 2016

From allergens to anodes: Pollen derived battery electrodes February 8th, 2016

Events/Classes

Nanotech Security to Present at the Optical Document Security Conference February 11, 2016 February 4th, 2016

New research uses nanotechnology to prevent preterm birth: March of Dimes honors abstract on prematurity at SMFM Annual Meeting February 2nd, 2016

NBC LEARN DEBUTS SIX-PART VIDEO SERIES, “NANOTECHNOLOGY: SUPER SMALL SCIENCE” Produced by NBC Learn in partnership with the National Science Foundation, and narrated by NBC News/MSNBC’s Kate Snow, series highlights leading research in nanotechnology January 25th, 2016

Leti to Host Workshop on New Photonics Applications During SPIE Photonics West: Researchers also Will Present Four Invited Papers At Feb. 13-18 Conference, 14 Papers, Overall January 25th, 2016

Alliances/Trade associations/Partnerships/Distributorships

Vesper Collaborates with GLOBALFOUNDRIES to Deliver First Piezoelectric MEMS Microphones: Acoustic sensing company works with top foundry to support mass-market consumer products January 21st, 2016

Imec and Cloudtag Collaborate on High Quality Frictionless Wearables for Lifestyle Coaching: Next-generation health and fitness tracker Cloudtag TrackTM launched at CES 2016 January 7th, 2016

Technical partnership at the top – Oxford Instruments and Zurich Instruments announce a technical collaboration for low temperature physics January 7th, 2016

Production of Graphene Oxide Nanosheets to Economize Fuel Cells January 1st, 2016

Research partnerships

Scientists take key step toward custom-made nanoscale chemical factories: Berkeley Lab researchers part of team that creates new function in tiny protein shell structures February 6th, 2016

Polar vortices observed in ferroelectric: New state of matter holds promise for ultracompact data storage and processing February 4th, 2016

Spin dynamics in an atomically thin semi-conductor February 1st, 2016

Graphene shown to safely interact with neurons in the brain January 31st, 2016

NanoNews-Digest
The latest news from around the world, FREE




  Premium Products
NanoNews-Custom
Only the news you want to read!
 Learn More
NanoTech-Transfer
University Technology Transfer & Patents
 Learn More
NanoStrategies
Full-service, expert consulting
 Learn More











ASP
Nanotechnology Now Featured Books




NNN

The Hunger Project







Car Brands
Buy website traffic