Nanotechnology Now

Our NanoNews Digest Sponsors

Heifer International

Wikipedia Affiliate Button

Home > Press > SEMATECH Advances Device Processing Techniques to Enable III-V Manufacturing: Results show significant progress in developing a low-cost process technology to deposit III-Vs on top of silicon

Abstract:
SEMATECH announced today that researchers have made significant advances in post-epitaxial growth backside clean processing that will prepare III-V technology for high-volume manufacturing. The research leading to these accomplishments was conducted at SEMATECH's facilities at the College of Nanoscale Science and Engineering (CNSE) in Albany, NY.

SEMATECH Advances Device Processing Techniques to Enable III-V Manufacturing: Results show significant progress in developing a low-cost process technology to deposit III-Vs on top of silicon

Albany, NY | Posted on June 27th, 2013

Following a two-year effort to improve process parameters and validating III-V on 200 mm Si VLSI process flows, technologists have identified the key mechanisms to enable a robust backside cleaning process and made significant progress in reducing the likelihood of process cross-contamination that could impact a high-volume manufacturing line. This important milestone was presented during SEMATECH's Surface Preparation and Cleaning Conference held recently in Austin, Texas.

Furthermore, SEMATECH has developed systematic experiments to identify the key mechanisms of backside contamination, which were then used to engineer robust backside clean process using standard high-volume manufacturing toolsets. At the same time, researchers assessed the environmental, safety and health (ESH) risks of applying and processing compound semiconductor films on silicon dioxide wafers.

"In order to drive cost-effective compliance solutions, SEMATECH is developing new testing and analysis methodologies to evaluate ESH impacts of novel materials," said Hsi-An Kwong, SEMATECH's ESH Technology Center program manager. "After conducting a process analysis of III-V manufacturing line, we were able to identify potential ESH risks, including generation of arsine and arsenic compounds, and develop protocols to help mitigate the impact to environment and safety."

Supported by the conventional Si CMOS processing capabilities of CNSE, SEMATECH researchers are now working jointly with chipmakers, equipment and materials suppliers and universities on the ESH and contamination challenges of processing III-V materials in a 300 mm fab in order to enable safe implementation of III-V technology for high-volume manufacturing.

III-V compound semiconductors are considered valid candidates as building blocks for the implementation of high-performance, low-power logic devices beyond the 10 nm technology node. To be truly competitive, III-V based technology must be monolithically integrated with Si in order to benefit from the existing Si-based semiconductor processing. For successful introduction into a Si manufacturing line, hetero-integrated III-V on Si wafers must be processed with a backside clean and capping processes.

"Through the success of our research and development efforts, SEMATECH is developing manufacturable solutions and practical implementation approaches to enable the fabrication of logic devices and systems on chips with diverse and improved functionalities," said Paul Kirsch, director of Front End Processes (FEP) at SEMATECH.

For over half a century, silicon-based materials have been the basic layers used in the manufacturing of CMOS transistors; however, these staple materials, as well as materials derived from silicon such as insulators and contact metals, are reaching their limits as the industry looks to lower power dissipation in CMOS devices and as scaling approaches the physical limits of silicon transistors. SEMATECH's FEP program is exploring innovative materials, new transistor structures and alternative non-volatile memories to address key aspects of system-level performance, power, variability and cost to help accelerate innovation in the continued scaling of logic and memory applications.

"The backside clean step is a key component of successful introduction of III-V material to a 300 mm high-volume manufacturing line," said Chris Hobbs, SEMATECH's FEP program manager. "Success at this step is critical to ensure contamination control through subsequent toolsets."

####

About SEMATECH
For over 25 years, SEMATECH®, the international consortium of leading semiconductor device, equipment, and materials manufacturers, has set global direction, enabled flexible collaboration, and bridged strategic R&D to manufacturing. Through our unwavering commitment to foster collaboration across the nanoelectronics industry, we help our members and partners address critical industry transitions, drive technical consensus, pull research into the industry mainstream, improve manufacturing productivity, and reduce risk and time to market. Information about SEMATECH can be found at www.sematech.org. Twitter: www.twitter.com/sematech

For more information, please click here

Contacts:
Erica McGill
SEMATECH
Marketing Communications
O: 518-649-1041

Copyright © SEMATECH

If you have a comment, please Contact us.

Issuers of news releases, not 7th Wave, Inc. or Nanotechnology Now, are solely responsible for the accuracy of the content.

Bookmark:
Delicious Digg Newsvine Google Yahoo Reddit Magnoliacom Furl Facebook

Related News Press

News and information

DNA triggers shape-shifting in hydrogels, opening a new way to make 'soft robots' September 21st, 2017

Physicists develop new recipes for design of fast single-photon gun Physicists develop high-speed single-photon sources for quantum computers of the future September 21st, 2017

GLOBALFOUNDRIES Announces Availability of mmWave and RF/Analog on Leading FDX™ FD-SOI Technology Platform: Technology solution delivers ‘connected intelligence’ to next generation high-volume wireless and IoT applications with lower power and significantly reduced cost September 20th, 2017

GLOBALFOUNDRIES Announces Availability of Embedded MRAM on Leading 22FDX® FD-SOI Platform: Advanced embedded non-volatile memory solution delivers ‘connected intelligence’ by expanding SoC capabilities on the 22nm process node September 20th, 2017

Chip Technology

Physicists develop new recipes for design of fast single-photon gun Physicists develop high-speed single-photon sources for quantum computers of the future September 21st, 2017

GLOBALFOUNDRIES Delivers 8SW RF SOI Technology for Next-Generation Mobile and 5G Applications: Advanced 8SW 300mm SOI technology enables cost-effective, high-performance RF front-end modules for 4G LTE mobile and sub-6GHz 5G applications September 20th, 2017

GLOBALFOUNDRIES Unveils Vision and Roadmap for Next-Generation 5G Applications: Technology platforms are uniquely positioned to enable a new era of ‘connected intelligence’ with the transition to 5G September 20th, 2017

GLOBALFOUNDRIES Delivers Custom 14nm FinFET Technology for IBM Systems: Jointly developed 14HP process is world’s only technology that leverages both FinFET and SOI September 20th, 2017

Announcements

DNA triggers shape-shifting in hydrogels, opening a new way to make 'soft robots' September 21st, 2017

Physicists develop new recipes for design of fast single-photon gun Physicists develop high-speed single-photon sources for quantum computers of the future September 21st, 2017

GLOBALFOUNDRIES Introduces New 12nm FinFET Technology for High-Performance Applications September 20th, 2017

Copper catalyst yields high efficiency CO2-to-fuels conversion: Berkeley Lab scientists discover critical role of nanoparticle transformation September 20th, 2017

Events/Classes

Leti Develops Proof of Concept to Test Wireless Systems in Aircraft: Will Present Results of Joint Project at AeroTech Conference And Exhibition in Fort Worth, Texas, Sept. 26-28 September 20th, 2017

Applications for the nanomedTAB are open until September 18th, 2017 September 13th, 2017

Arrowhead Pharmaceuticals to Host R&D Day on RNAi-Based Therapies September 1st, 2017

Silk could improve sensitivity, flexibility of wearable body sensors August 20th, 2017

Alliances/Trade associations/Partnerships/Distributorships

GLOBALFOUNDRIES and Soitec Enter Into Long-term Supply Agreement on FD-SOI Wafers: Strategic milestone to help guarantee a secure, high-volume supply of FD-SOI technology September 20th, 2017

GLOBALFOUNDRIES Unveils Vision and Roadmap for Next-Generation 5G Applications: Technology platforms are uniquely positioned to enable a new era of ‘connected intelligence’ with the transition to 5G September 20th, 2017

Leti and Partners in PiezoMAT Project Develop New Fingerprint Technology for Highly Reliable Security and ID Applications: Ultra-high Resolution Pressure Sensing Uses Matrices of Vertical Piezoelectric Nanowire To Reconstruct the Smallest Features of Human Fingerprints September 5th, 2017

Phenom-World selects Deben to supply a tensile stage as an accessory to their range of desktop SEMs August 29th, 2017

Research partnerships

GLOBALFOUNDRIES Delivers Custom 14nm FinFET Technology for IBM Systems: Jointly developed 14HP process is world’s only technology that leverages both FinFET and SOI September 20th, 2017

Solar-to-fuel system recycles CO2 to make ethanol and ethylene: Berkeley Lab advance is first demonstration of efficient, light-powered production of fuel via artificial photosynthesis September 19th, 2017

A new approach to ultrafast light pulses: Unusual fluorescent materials could be used for rapid light-based communications systems September 19th, 2017

New insights into nanocrystal growth in liquid: Understanding process that creates complex crystals important for energy applications September 14th, 2017

NanoNews-Digest
The latest news from around the world, FREE



  Premium Products
NanoNews-Custom
Only the news you want to read!
 Learn More
NanoTech-Transfer
University Technology Transfer & Patents
 Learn More
NanoStrategies
Full-service, expert consulting
 Learn More











ASP
Nanotechnology Now Featured Books




NNN

The Hunger Project