Nanotechnology Now

Our NanoNews Digest Sponsors

Heifer International

Wikipedia Affiliate Button

Home > Press > SEMATECH Advances Device Processing Techniques to Enable III-V Manufacturing: Results show significant progress in developing a low-cost process technology to deposit III-Vs on top of silicon

Abstract:
SEMATECH announced today that researchers have made significant advances in post-epitaxial growth backside clean processing that will prepare III-V technology for high-volume manufacturing. The research leading to these accomplishments was conducted at SEMATECH's facilities at the College of Nanoscale Science and Engineering (CNSE) in Albany, NY.

SEMATECH Advances Device Processing Techniques to Enable III-V Manufacturing: Results show significant progress in developing a low-cost process technology to deposit III-Vs on top of silicon

Albany, NY | Posted on June 27th, 2013

Following a two-year effort to improve process parameters and validating III-V on 200 mm Si VLSI process flows, technologists have identified the key mechanisms to enable a robust backside cleaning process and made significant progress in reducing the likelihood of process cross-contamination that could impact a high-volume manufacturing line. This important milestone was presented during SEMATECH's Surface Preparation and Cleaning Conference held recently in Austin, Texas.

Furthermore, SEMATECH has developed systematic experiments to identify the key mechanisms of backside contamination, which were then used to engineer robust backside clean process using standard high-volume manufacturing toolsets. At the same time, researchers assessed the environmental, safety and health (ESH) risks of applying and processing compound semiconductor films on silicon dioxide wafers.

"In order to drive cost-effective compliance solutions, SEMATECH is developing new testing and analysis methodologies to evaluate ESH impacts of novel materials," said Hsi-An Kwong, SEMATECH's ESH Technology Center program manager. "After conducting a process analysis of III-V manufacturing line, we were able to identify potential ESH risks, including generation of arsine and arsenic compounds, and develop protocols to help mitigate the impact to environment and safety."

Supported by the conventional Si CMOS processing capabilities of CNSE, SEMATECH researchers are now working jointly with chipmakers, equipment and materials suppliers and universities on the ESH and contamination challenges of processing III-V materials in a 300 mm fab in order to enable safe implementation of III-V technology for high-volume manufacturing.

III-V compound semiconductors are considered valid candidates as building blocks for the implementation of high-performance, low-power logic devices beyond the 10 nm technology node. To be truly competitive, III-V based technology must be monolithically integrated with Si in order to benefit from the existing Si-based semiconductor processing. For successful introduction into a Si manufacturing line, hetero-integrated III-V on Si wafers must be processed with a backside clean and capping processes.

"Through the success of our research and development efforts, SEMATECH is developing manufacturable solutions and practical implementation approaches to enable the fabrication of logic devices and systems on chips with diverse and improved functionalities," said Paul Kirsch, director of Front End Processes (FEP) at SEMATECH.

For over half a century, silicon-based materials have been the basic layers used in the manufacturing of CMOS transistors; however, these staple materials, as well as materials derived from silicon such as insulators and contact metals, are reaching their limits as the industry looks to lower power dissipation in CMOS devices and as scaling approaches the physical limits of silicon transistors. SEMATECH's FEP program is exploring innovative materials, new transistor structures and alternative non-volatile memories to address key aspects of system-level performance, power, variability and cost to help accelerate innovation in the continued scaling of logic and memory applications.

"The backside clean step is a key component of successful introduction of III-V material to a 300 mm high-volume manufacturing line," said Chris Hobbs, SEMATECH's FEP program manager. "Success at this step is critical to ensure contamination control through subsequent toolsets."

####

About SEMATECH
For over 25 years, SEMATECH®, the international consortium of leading semiconductor device, equipment, and materials manufacturers, has set global direction, enabled flexible collaboration, and bridged strategic R&D to manufacturing. Through our unwavering commitment to foster collaboration across the nanoelectronics industry, we help our members and partners address critical industry transitions, drive technical consensus, pull research into the industry mainstream, improve manufacturing productivity, and reduce risk and time to market. Information about SEMATECH can be found at www.sematech.org. Twitter: www.twitter.com/sematech

For more information, please click here

Contacts:
Erica McGill
SEMATECH
Marketing Communications
O: 518-649-1041

Copyright © SEMATECH

If you have a comment, please Contact us.

Issuers of news releases, not 7th Wave, Inc. or Nanotechnology Now, are solely responsible for the accuracy of the content.

Bookmark:
Delicious Digg Newsvine Google Yahoo Reddit Magnoliacom Furl Facebook

Related News Press

News and information

Dressing a metal in various colors: DGIST research developed a technology to coat metal with several nanometers of semiconducting materials January 17th, 2017

Nanoparticle exposure can awaken dormant viruses in the lungs January 17th, 2017

Nanoscale view of energy storage January 16th, 2017

Seeing the quantum future... literally: What if big data could help you see the future and prevent your mobile phone from breaking before it happened? January 16th, 2017

Chip Technology

Dressing a metal in various colors: DGIST research developed a technology to coat metal with several nanometers of semiconducting materials January 17th, 2017

Seeing the quantum future... literally: What if big data could help you see the future and prevent your mobile phone from breaking before it happened? January 16th, 2017

NUS researchers achieve major breakthrough in flexible electronics: New classes of printable electrically conducting polymer materials make better electrodes for plastic electronics and advanced semiconductor devices January 14th, 2017

Nanoscale Modifications can be used to Engineer Electrical Contacts for Nanodevices January 13th, 2017

Announcements

Dressing a metal in various colors: DGIST research developed a technology to coat metal with several nanometers of semiconducting materials January 17th, 2017

Nanoparticle exposure can awaken dormant viruses in the lungs January 17th, 2017

Nanoscale view of energy storage January 16th, 2017

Seeing the quantum future... literally: What if big data could help you see the future and prevent your mobile phone from breaking before it happened? January 16th, 2017

Events/Classes

Harris & Harris Group Issues Reminder for Shareholder Update Call on January 10, 2017 January 10th, 2017

Nanometrics to Present at the 19th Annual Needham Growth Conference December 22nd, 2016

Leti Will Demonstrate Fusion of Autonomous Car’s Senses: SIGMA FUSION’s Efficient, Sensor-based System Fits in a Microcontroller Platform, Anticipates Safety Requirements December 13th, 2016

Imec and Holst Centre Introduce World’s First Solid-State Multi-Ion Sensor for Internet-of-Things Applications December 13th, 2016

Alliances/Trade associations/Partnerships/Distributorships

GLOBALFOUNDRIES Expands Partner Program to Speed Time-to-Market of FDX™ Solutions: Increased support affirms FDXcelerator™ Program’s vital role in promoting broader deployment of GLOBALFOUNDRIES’ FDX™ portfolio December 15th, 2016

Infrared instrumentation leader secures exclusive use of Vantablack coating December 5th, 2016

Leti and Grenoble Partners Demonstrate World’s 1st Qubit Device Fabricated in CMOS Process: Paper by Leti, Inac and University of Grenoble Alpes Published in Nature Communications November 28th, 2016

Mechanism for sodium storage in 2-D material: Tin selenide is an effective host for storing sodium ions, making it a promising material for sodium ion batteries October 27th, 2016

Research partnerships

Chemistry on the edge: Experiments at Berkeley Lab confirm that structural defects at the periphery are key in catalyst function January 13th, 2017

Recreating conditions inside stars with compact lasers: Scientists offer a new path to creating the extreme conditions found in stars, using ultra-short laser pulses irradiating nanowires January 12th, 2017

Zeroing in on the true nature of fluids within nanocapillaries: While exploring the behavior of fluids at the nanoscale, a group of researchers at the French National Center for Scientific Research discovered a peculiar state of fluid mixtures contained in microscopic channels January 11th, 2017

New active filaments mimic biology to transport nano-cargo: A new design for a fully biocompatible motility engine transports colloidal particles faster than diffusion with active filaments January 11th, 2017

NanoNews-Digest
The latest news from around the world, FREE




  Premium Products
NanoNews-Custom
Only the news you want to read!
 Learn More
NanoTech-Transfer
University Technology Transfer & Patents
 Learn More
NanoStrategies
Full-service, expert consulting
 Learn More











ASP
Nanotechnology Now Featured Books




NNN

The Hunger Project