Nanotechnology Now

Our NanoNews Digest Sponsors


Heifer International

Wikipedia Affiliate Button

Home > Press > SEMATECH Advances Device Processing Techniques to Enable III-V Manufacturing: Results show significant progress in developing a low-cost process technology to deposit III-Vs on top of silicon

Abstract:
SEMATECH announced today that researchers have made significant advances in post-epitaxial growth backside clean processing that will prepare III-V technology for high-volume manufacturing. The research leading to these accomplishments was conducted at SEMATECH's facilities at the College of Nanoscale Science and Engineering (CNSE) in Albany, NY.

SEMATECH Advances Device Processing Techniques to Enable III-V Manufacturing: Results show significant progress in developing a low-cost process technology to deposit III-Vs on top of silicon

Albany, NY | Posted on June 27th, 2013

Following a two-year effort to improve process parameters and validating III-V on 200 mm Si VLSI process flows, technologists have identified the key mechanisms to enable a robust backside cleaning process and made significant progress in reducing the likelihood of process cross-contamination that could impact a high-volume manufacturing line. This important milestone was presented during SEMATECH's Surface Preparation and Cleaning Conference held recently in Austin, Texas.

Furthermore, SEMATECH has developed systematic experiments to identify the key mechanisms of backside contamination, which were then used to engineer robust backside clean process using standard high-volume manufacturing toolsets. At the same time, researchers assessed the environmental, safety and health (ESH) risks of applying and processing compound semiconductor films on silicon dioxide wafers.

"In order to drive cost-effective compliance solutions, SEMATECH is developing new testing and analysis methodologies to evaluate ESH impacts of novel materials," said Hsi-An Kwong, SEMATECH's ESH Technology Center program manager. "After conducting a process analysis of III-V manufacturing line, we were able to identify potential ESH risks, including generation of arsine and arsenic compounds, and develop protocols to help mitigate the impact to environment and safety."

Supported by the conventional Si CMOS processing capabilities of CNSE, SEMATECH researchers are now working jointly with chipmakers, equipment and materials suppliers and universities on the ESH and contamination challenges of processing III-V materials in a 300 mm fab in order to enable safe implementation of III-V technology for high-volume manufacturing.

III-V compound semiconductors are considered valid candidates as building blocks for the implementation of high-performance, low-power logic devices beyond the 10 nm technology node. To be truly competitive, III-V based technology must be monolithically integrated with Si in order to benefit from the existing Si-based semiconductor processing. For successful introduction into a Si manufacturing line, hetero-integrated III-V on Si wafers must be processed with a backside clean and capping processes.

"Through the success of our research and development efforts, SEMATECH is developing manufacturable solutions and practical implementation approaches to enable the fabrication of logic devices and systems on chips with diverse and improved functionalities," said Paul Kirsch, director of Front End Processes (FEP) at SEMATECH.

For over half a century, silicon-based materials have been the basic layers used in the manufacturing of CMOS transistors; however, these staple materials, as well as materials derived from silicon such as insulators and contact metals, are reaching their limits as the industry looks to lower power dissipation in CMOS devices and as scaling approaches the physical limits of silicon transistors. SEMATECH's FEP program is exploring innovative materials, new transistor structures and alternative non-volatile memories to address key aspects of system-level performance, power, variability and cost to help accelerate innovation in the continued scaling of logic and memory applications.

"The backside clean step is a key component of successful introduction of III-V material to a 300 mm high-volume manufacturing line," said Chris Hobbs, SEMATECH's FEP program manager. "Success at this step is critical to ensure contamination control through subsequent toolsets."

####

About SEMATECH
For over 25 years, SEMATECH®, the international consortium of leading semiconductor device, equipment, and materials manufacturers, has set global direction, enabled flexible collaboration, and bridged strategic R&D to manufacturing. Through our unwavering commitment to foster collaboration across the nanoelectronics industry, we help our members and partners address critical industry transitions, drive technical consensus, pull research into the industry mainstream, improve manufacturing productivity, and reduce risk and time to market. Information about SEMATECH can be found at www.sematech.org. Twitter: www.twitter.com/sematech

For more information, please click here

Contacts:
Erica McGill
SEMATECH
Marketing Communications
O: 518-649-1041

Copyright © SEMATECH

If you have a comment, please Contact us.

Issuers of news releases, not 7th Wave, Inc. or Nanotechnology Now, are solely responsible for the accuracy of the content.

Bookmark:
Delicious Digg Newsvine Google Yahoo Reddit Magnoliacom Furl Facebook

Related News Press

News and information

New remote-controlled microrobots for medical operations July 23rd, 2016

New superconducting coil improves MRI performance: UH-led research offers higher resolution, shorter scan time July 23rd, 2016

New probe developed for improved high resolution measurement of brain temperature: Improved accuracy could allow researchers to measure brain temperature in times of trauma when small deviations in temperature can lead to additional brain injury July 23rd, 2016

Quantum drag:University of Iowa physicist says current in one iron magnetic sheet can create quantized spin waves in another, separate sheet July 22nd, 2016

Chip Technology

Quantum drag:University of Iowa physicist says current in one iron magnetic sheet can create quantized spin waves in another, separate sheet July 22nd, 2016

New Yale-developed device lengthens the life of quantum information July 22nd, 2016

New reaction for the synthesis of nanostructures July 21st, 2016

Research team led by NUS scientists develop plastic flexible magnetic memory device: Novel technique to implant high-performance magnetic memory chip on a flexible plastic surface without compromising performance July 21st, 2016

Announcements

New remote-controlled microrobots for medical operations July 23rd, 2016

New superconducting coil improves MRI performance: UH-led research offers higher resolution, shorter scan time July 23rd, 2016

New probe developed for improved high resolution measurement of brain temperature: Improved accuracy could allow researchers to measure brain temperature in times of trauma when small deviations in temperature can lead to additional brain injury July 23rd, 2016

Quantum drag:University of Iowa physicist says current in one iron magnetic sheet can create quantized spin waves in another, separate sheet July 22nd, 2016

Events/Classes

Nanometrics Announces Upcoming Investor Events July 20th, 2016

n-tech Research Announces August 3, 2016 Date for Smart Coatings Webinar July 18th, 2016

Instrumented Indentation Expert Addresses Trends with Industry Leaders: Leading nanoindentation expert hosts webinar discussing theory and practice of instrumented indentation July 14th, 2016

SUNY Poly Celebrates Its 10th Year Exhibiting at SEMICON West with Cutting Edge Developments in Integrated Photonics and Power Electronics July 8th, 2016

Alliances/Trade associations/Partnerships/Distributorships

Leti and Korea Institute of Science and Technology to Explore Collaboration on Advanced Technologies for Digital Era July 14th, 2016

Nanosystem and Digital Surf launch NanoMap Alpha: New surface imaging & metrology software based on Mountains® Technology July 14th, 2016

FEI and King Abdullah University of Science and Technology Establish New Electron Microscopy ‘Centre of Excellence’: Centre of Excellence involves materials and life sciences research and technical collaboration July 5th, 2016

FEI and University of Liverpool Announce QEMSCAN Research Initiative: University of Liverpool will utilize FEI’s QEMSCAN technology to gain a better insight into oil and gas reserves & potentially change the approach to evaluating them June 22nd, 2016

Research partnerships

Quantum drag:University of Iowa physicist says current in one iron magnetic sheet can create quantized spin waves in another, separate sheet July 22nd, 2016

Rice's 'antenna-reactor' catalysts offer best of both worlds: Technology marries light-harvesting nanoantennas to high-reaction-rate catalysts July 18th, 2016

Researchers invent 'smart' thread that collects diagnostic data when sutured into tissue: Advances could pave way for new generation of implantable and wearable diagnostics July 18th, 2016

Leti and Korea Institute of Science and Technology to Explore Collaboration on Advanced Technologies for Digital Era July 14th, 2016

NanoNews-Digest
The latest news from around the world, FREE




  Premium Products
NanoNews-Custom
Only the news you want to read!
 Learn More
NanoTech-Transfer
University Technology Transfer & Patents
 Learn More
NanoStrategies
Full-service, expert consulting
 Learn More











ASP
Nanotechnology Now Featured Books




NNN

The Hunger Project







Car Brands
Buy website traffic