Nanotechnology Now

Our NanoNews Digest Sponsors



Heifer International

Wikipedia Affiliate Button


android tablet pc

Home > Press > SEMATECH Advances Device Processing Techniques to Enable III-V Manufacturing: Results show significant progress in developing a low-cost process technology to deposit III-Vs on top of silicon

Abstract:
SEMATECH announced today that researchers have made significant advances in post-epitaxial growth backside clean processing that will prepare III-V technology for high-volume manufacturing. The research leading to these accomplishments was conducted at SEMATECH's facilities at the College of Nanoscale Science and Engineering (CNSE) in Albany, NY.

SEMATECH Advances Device Processing Techniques to Enable III-V Manufacturing: Results show significant progress in developing a low-cost process technology to deposit III-Vs on top of silicon

Albany, NY | Posted on June 27th, 2013

Following a two-year effort to improve process parameters and validating III-V on 200 mm Si VLSI process flows, technologists have identified the key mechanisms to enable a robust backside cleaning process and made significant progress in reducing the likelihood of process cross-contamination that could impact a high-volume manufacturing line. This important milestone was presented during SEMATECH's Surface Preparation and Cleaning Conference held recently in Austin, Texas.

Furthermore, SEMATECH has developed systematic experiments to identify the key mechanisms of backside contamination, which were then used to engineer robust backside clean process using standard high-volume manufacturing toolsets. At the same time, researchers assessed the environmental, safety and health (ESH) risks of applying and processing compound semiconductor films on silicon dioxide wafers.

"In order to drive cost-effective compliance solutions, SEMATECH is developing new testing and analysis methodologies to evaluate ESH impacts of novel materials," said Hsi-An Kwong, SEMATECH's ESH Technology Center program manager. "After conducting a process analysis of III-V manufacturing line, we were able to identify potential ESH risks, including generation of arsine and arsenic compounds, and develop protocols to help mitigate the impact to environment and safety."

Supported by the conventional Si CMOS processing capabilities of CNSE, SEMATECH researchers are now working jointly with chipmakers, equipment and materials suppliers and universities on the ESH and contamination challenges of processing III-V materials in a 300 mm fab in order to enable safe implementation of III-V technology for high-volume manufacturing.

III-V compound semiconductors are considered valid candidates as building blocks for the implementation of high-performance, low-power logic devices beyond the 10 nm technology node. To be truly competitive, III-V based technology must be monolithically integrated with Si in order to benefit from the existing Si-based semiconductor processing. For successful introduction into a Si manufacturing line, hetero-integrated III-V on Si wafers must be processed with a backside clean and capping processes.

"Through the success of our research and development efforts, SEMATECH is developing manufacturable solutions and practical implementation approaches to enable the fabrication of logic devices and systems on chips with diverse and improved functionalities," said Paul Kirsch, director of Front End Processes (FEP) at SEMATECH.

For over half a century, silicon-based materials have been the basic layers used in the manufacturing of CMOS transistors; however, these staple materials, as well as materials derived from silicon such as insulators and contact metals, are reaching their limits as the industry looks to lower power dissipation in CMOS devices and as scaling approaches the physical limits of silicon transistors. SEMATECH's FEP program is exploring innovative materials, new transistor structures and alternative non-volatile memories to address key aspects of system-level performance, power, variability and cost to help accelerate innovation in the continued scaling of logic and memory applications.

"The backside clean step is a key component of successful introduction of III-V material to a 300 mm high-volume manufacturing line," said Chris Hobbs, SEMATECH's FEP program manager. "Success at this step is critical to ensure contamination control through subsequent toolsets."

####

About SEMATECH
For over 25 years, SEMATECH®, the international consortium of leading semiconductor device, equipment, and materials manufacturers, has set global direction, enabled flexible collaboration, and bridged strategic R&D to manufacturing. Through our unwavering commitment to foster collaboration across the nanoelectronics industry, we help our members and partners address critical industry transitions, drive technical consensus, pull research into the industry mainstream, improve manufacturing productivity, and reduce risk and time to market. Information about SEMATECH can be found at www.sematech.org. Twitter: www.twitter.com/sematech

For more information, please click here

Contacts:
Erica McGill
SEMATECH
Marketing Communications
O: 518-649-1041

Copyright © SEMATECH

If you have a comment, please Contact us.

Issuers of news releases, not 7th Wave, Inc. or Nanotechnology Now, are solely responsible for the accuracy of the content.

Bookmark:
Delicious Digg Newsvine Google Yahoo Reddit Magnoliacom Furl Facebook

Related News Press

News and information

Seeking Nanoscale Defenses for Biological and Chemical Threats: WPI co-organizes a NATO workshop to improve the detection and decontamination of biological and chemical agents September 13th, 2014

New pricing report for bulk graphene materials September 13th, 2014

Berkeley Lab Licenses Boron Nitride Nanotube Technology: New material has unique mechanical and electronic properties September 13th, 2014

Iranian Nano Scientists Create Flame-Resistant Polymers September 13th, 2014

Chip Technology

UT Arlington research uses nanotechnology to help cool electrons with no external sources September 11th, 2014

Excitonic Dark States Shed Light on TMDC Atomic Layers: Berkeley Lab Discovery Holds Promise for Nanoelectronic and Photonic Applications September 11th, 2014

Researchers Create World’s Largest DNA Origami September 11th, 2014

Development of Algorithm for Accurate Calculation of Average Distance Travelled by Low-Speed Electrons without Energy Loss that Are Sensitive to Surface Structure September 11th, 2014

Announcements

Seeking Nanoscale Defenses for Biological and Chemical Threats: WPI co-organizes a NATO workshop to improve the detection and decontamination of biological and chemical agents September 13th, 2014

New pricing report for bulk graphene materials September 13th, 2014

Berkeley Lab Licenses Boron Nitride Nanotube Technology: New material has unique mechanical and electronic properties September 13th, 2014

Iranian Nano Scientists Create Flame-Resistant Polymers September 13th, 2014

Events/Classes

Seeking Nanoscale Defenses for Biological and Chemical Threats: WPI co-organizes a NATO workshop to improve the detection and decontamination of biological and chemical agents September 13th, 2014

PETA science consortium experts to present at international nanotechology workshop: PETA International Science Consortium, Ltd., Is a Sponsor of Nano Risk Analysis II September 12th, 2014

DELMIC and Phenom-World announce Delphi, the world’s first fully integrated tabletop fluorescence and electron microscope September 8th, 2014

Malvern Instruments & Aurora Water conference presentation illustrates value and cost-saving potential of on-line zeta potential in water treatment: 2014 RMSAWWA/RMWEA Joint Annual Conference, Albuquerque, New Mexico, USA September 7th – 10th September 3rd, 2014

Alliances/Partnerships/Distributorships

NEI Corporation and PneumatiCoat Technologies Sign Agreement to Jointly Develop and Market New Materials for Lithium-ion Batteries September 12th, 2014

Handheld scanner could make brain tumor removal more complete, reducing recurrence September 3rd, 2014

Leading European communications companies and research organizations have launched an EU project developing the future 5th Generation cellular mobile networks August 28th, 2014

JPK expands availability of instrumentation in the USA – appointing new distributors – launched a new web site to support the US market - AFM now available to US users August 26th, 2014

Research partnerships

NEI Corporation and PneumatiCoat Technologies Sign Agreement to Jointly Develop and Market New Materials for Lithium-ion Batteries September 12th, 2014

Advanced Light Source Sets Microscopy Record| Berkeley Lab Researchers Achieve Highest Resolution Ever with X-ray Microscopy September 11th, 2014

Researchers Create World’s Largest DNA Origami September 11th, 2014

Development of Algorithm for Accurate Calculation of Average Distance Travelled by Low-Speed Electrons without Energy Loss that Are Sensitive to Surface Structure September 11th, 2014

NanoNews-Digest
The latest news from around the world, FREE



  Premium Products
NanoNews-Custom
Only the news you want to read!
 Learn More
NanoTech-Transfer
University Technology Transfer & Patents
 Learn More
NanoStrategies
Full-service, expert consulting
 Learn More














ASP
Nanotechnology Now Featured Books




NNN

The Hunger Project







© Copyright 1999-2014 7th Wave, Inc. All Rights Reserved PRIVACY POLICY :: CONTACT US :: STATS :: SITE MAP :: ADVERTISE