Nanotechnology Now

Our NanoNews Digest Sponsors

Heifer International

Wikipedia Affiliate Button

Home > Press > SEMATECH Advances Device Processing Techniques to Enable III-V Manufacturing: Results show significant progress in developing a low-cost process technology to deposit III-Vs on top of silicon

Abstract:
SEMATECH announced today that researchers have made significant advances in post-epitaxial growth backside clean processing that will prepare III-V technology for high-volume manufacturing. The research leading to these accomplishments was conducted at SEMATECH's facilities at the College of Nanoscale Science and Engineering (CNSE) in Albany, NY.

SEMATECH Advances Device Processing Techniques to Enable III-V Manufacturing: Results show significant progress in developing a low-cost process technology to deposit III-Vs on top of silicon

Albany, NY | Posted on June 27th, 2013

Following a two-year effort to improve process parameters and validating III-V on 200 mm Si VLSI process flows, technologists have identified the key mechanisms to enable a robust backside cleaning process and made significant progress in reducing the likelihood of process cross-contamination that could impact a high-volume manufacturing line. This important milestone was presented during SEMATECH's Surface Preparation and Cleaning Conference held recently in Austin, Texas.

Furthermore, SEMATECH has developed systematic experiments to identify the key mechanisms of backside contamination, which were then used to engineer robust backside clean process using standard high-volume manufacturing toolsets. At the same time, researchers assessed the environmental, safety and health (ESH) risks of applying and processing compound semiconductor films on silicon dioxide wafers.

"In order to drive cost-effective compliance solutions, SEMATECH is developing new testing and analysis methodologies to evaluate ESH impacts of novel materials," said Hsi-An Kwong, SEMATECH's ESH Technology Center program manager. "After conducting a process analysis of III-V manufacturing line, we were able to identify potential ESH risks, including generation of arsine and arsenic compounds, and develop protocols to help mitigate the impact to environment and safety."

Supported by the conventional Si CMOS processing capabilities of CNSE, SEMATECH researchers are now working jointly with chipmakers, equipment and materials suppliers and universities on the ESH and contamination challenges of processing III-V materials in a 300 mm fab in order to enable safe implementation of III-V technology for high-volume manufacturing.

III-V compound semiconductors are considered valid candidates as building blocks for the implementation of high-performance, low-power logic devices beyond the 10 nm technology node. To be truly competitive, III-V based technology must be monolithically integrated with Si in order to benefit from the existing Si-based semiconductor processing. For successful introduction into a Si manufacturing line, hetero-integrated III-V on Si wafers must be processed with a backside clean and capping processes.

"Through the success of our research and development efforts, SEMATECH is developing manufacturable solutions and practical implementation approaches to enable the fabrication of logic devices and systems on chips with diverse and improved functionalities," said Paul Kirsch, director of Front End Processes (FEP) at SEMATECH.

For over half a century, silicon-based materials have been the basic layers used in the manufacturing of CMOS transistors; however, these staple materials, as well as materials derived from silicon such as insulators and contact metals, are reaching their limits as the industry looks to lower power dissipation in CMOS devices and as scaling approaches the physical limits of silicon transistors. SEMATECH's FEP program is exploring innovative materials, new transistor structures and alternative non-volatile memories to address key aspects of system-level performance, power, variability and cost to help accelerate innovation in the continued scaling of logic and memory applications.

"The backside clean step is a key component of successful introduction of III-V material to a 300 mm high-volume manufacturing line," said Chris Hobbs, SEMATECH's FEP program manager. "Success at this step is critical to ensure contamination control through subsequent toolsets."

####

About SEMATECH
For over 25 years, SEMATECH®, the international consortium of leading semiconductor device, equipment, and materials manufacturers, has set global direction, enabled flexible collaboration, and bridged strategic R&D to manufacturing. Through our unwavering commitment to foster collaboration across the nanoelectronics industry, we help our members and partners address critical industry transitions, drive technical consensus, pull research into the industry mainstream, improve manufacturing productivity, and reduce risk and time to market. Information about SEMATECH can be found at www.sematech.org. Twitter: www.twitter.com/sematech

For more information, please click here

Contacts:
Erica McGill
SEMATECH
Marketing Communications
O: 518-649-1041

Copyright © SEMATECH

If you have a comment, please Contact us.

Issuers of news releases, not 7th Wave, Inc. or Nanotechnology Now, are solely responsible for the accuracy of the content.

Bookmark:
Delicious Digg Newsvine Google Yahoo Reddit Magnoliacom Furl Facebook

Related News Press

News and information

The first PE blown films with nanotubes hit the Chinese market April 26th, 2018

Watching nanomaterials form in 4D: Novel technology allows researchers to see dynamic reactions as they happen at the nanoscale April 26th, 2018

The dispute about the origins of terahertz photoresponse in graphene results in a draw April 26th, 2018

Nuclear radiation detecting device could lead to new homeland security tool: New device can detect gamma rays and identify radioactive isotopes April 25th, 2018

Chip Technology

Getting electrons to move in a semiconductor: Gallium oxide shows high electron mobility, making it promising for better and cheaper devices April 24th, 2018

New qubit now works without breaks: A universal design for superconducting qubits has been created April 19th, 2018

Salt boosts creation of 2-D materials: Rice University scientists show how salt lowers reaction temperatures to make novel materials April 18th, 2018

When superconductivity disappears in the core of a quantum tube: By replacing the electrons with ultra-cold atoms, a group of physicists has created a perfectly clean material, unveiling new states of matter at the quantum level April 16th, 2018

Announcements

The first PE blown films with nanotubes hit the Chinese market April 26th, 2018

Arbe Robotics Selects GLOBALFOUNDRIES for its High-Resolution Imaging Radar to Enable Safety for Autonomous Cars: Arbe Robotics’ proprietary chipset leverages GF’s 22FDX® technology to deliver industry’s first real-time 4D imaging radar for level 4 and 5 autonomous driving April 26th, 2018

Watching nanomaterials form in 4D: Novel technology allows researchers to see dynamic reactions as they happen at the nanoscale April 26th, 2018

The dispute about the origins of terahertz photoresponse in graphene results in a draw April 26th, 2018

Events/Classes

Grand Opening of UC Irvine Materials Research Institute (IMRI) to Spotlight JEOL Center for Nanoscale Solutions: Renowned Materials Scientists to Present at the 1st International Symposium on Advanced Microscopy and Spectroscopy (ISAMS) April 18th, 2018

Nanobiotix Shows NBTXR3 Nanoparticles Can Stoke Anti-Tumor Immune Response April 17th, 2018

HTA to Present European Strategy for Competitive Micro- and Nanotechnologies & Smart Systems: Special Event in Brussels on April 24 Gathers Research Institutes’ CEOs, European Commissioners and Key European Industrials April 17th, 2018

Lifeboat Foundation funds flying 3D-printed classroom cubesats with Perlan II April 16th, 2018

Alliances/Trade associations/Partnerships/Distributorships

New era in high field superconducting magnets – opening new frontiers in science, nanotechnology and materials discovery January 9th, 2018

Leti Field Trials Demonstrate New Multicarrier Waveform for Rural, Maritime Broadband Radio: Field Trial in Orkney Islands Used New Filtered Multicarrier Waveform at 700MHz Band with Flexible Bandwidth Usage (Fragmented and Continuous Spectrum) December 18th, 2017

A new product to help combat mouldy walls, thanks to technology developed at the ICN2 December 14th, 2017

JPK Instruments announce partnership with Swiss company, Cytosurge AG. The partnership makes Cytosurge’s FluidFM® technology available on the JPK NanoWizard® AFM platform December 8th, 2017

Research partnerships

Watching nanomaterials form in 4D: Novel technology allows researchers to see dynamic reactions as they happen at the nanoscale April 26th, 2018

Getting a better look at living cells April 25th, 2018

New qubit now works without breaks: A universal design for superconducting qubits has been created April 19th, 2018

Salt boosts creation of 2-D materials: Rice University scientists show how salt lowers reaction temperatures to make novel materials April 18th, 2018

NanoNews-Digest
The latest news from around the world, FREE



  Premium Products
NanoNews-Custom
Only the news you want to read!
 Learn More
NanoStrategies
Full-service, expert consulting
 Learn More











ASP
Nanotechnology Now Featured Books




NNN

The Hunger Project