Home > Press > SEMATECH Reports Advances in Bond Process for 3D Integration Development: Results are key steps towards bridging high-volume manufacturing readiness gaps for an integrated bonding tool platform
Abstract:
With a focus on providing cost-effective and reliable solutions to accelerate manufacturing readiness of 3D technology options, SEMATECH experts reported new breakthroughs in wafer bonding at the 7th Annual Device Packaging Conference (DPC) on March 7-10 in Scottsdale, AZ.
Technologists from SEMATECH's 3D Interconnect program have demonstrated a novel die-to-wafer interconnect process using a die-tacking and collective-bonding approach on a 300mm wafer platform for 3D-IC applications. Composite wafers containing a 50µm thin through-silicon-via (TSV) wafer attached to a supporting handle wafer were populated with dice using a short, low-temperature tacking process. This process enables a faster method of die-to-wafer integration needed for the advancement of heterogeneous 3D-IC.
Wafer-to-wafer (WtW) bonding is a key enabling process step for 3D interconnection of wafers through stacking. The International Technology Roadmap for Semiconductors (ITRS) roadmap for high density, intermediate level, TSVs specifies via diameters of 0.8 to 4.0µm in 2012 and beyond.
"Through collaborative research efforts, SEMATECH has developed new approaches to implementing 3D," said Sitaram Arkalgud, director of SEMATECH's 3D Interconnect Program. "This practical implementation approach is critical to the integration and process development that will make 3D TSVs commercially viable."
3D ICs will play an important role in the semiconductor industry, given their potential to alleviate scaling limitations, increase performance and functionality, and reduce cost. In this emerging field, new and improved technologies and integration schemes will be necessary to realize 3D's potential as a manufacturable and affordable path to sustaining semiconductor productivity growth.
Additionally, Sitaram Arkalgud presented a summary of SEMATECH's programs in 3D IC technology development and emerging standards at the Global Business Council Spring Conference, held in conjunction with DPC. Arkalgud delivered an invited talk highlighting SEMATECH's 3D Enablement program and a summary on how it will enable industry-wide ecosystem readiness for cost-effective TSV-based stacked IC solutions.
SEMATECH's 3D program was established at CNSE's Albany NanoTech Complex to deliver robust 300 mm equipment and process technology solutions for high-volume TSV manufacturing. In order to accelerate technology adoption and build critical industry infrastructure, SEMATECH established the 3D Enablement program to drive cohesive industry standardization efforts and technical specifications for heterogeneous 3D integration. Administered by SEMATECH's 3D Interconnect program, in partnership with SIA and SRC, the program is developing technologies and specifications necessary for establishing standards in critical areas such as inspection, metrology, microbumping, bonding and thin wafer and die handling.
####
About SEMATECH
For over 20 years, SEMATECH® (www.sematech.org), the international consortium of leading semiconductor manufacturers, has set global direction, enabled flexible collaboration, and bridged strategic R&D to manufacturing. Today, we continue accelerating the next technology revolution with our nanoelectronics and emerging technology partners.
For more information, please click here
Contacts:
Erica McGill
SEMATECH
Media Relations
257 Fuller Road, Suite 2200
Albany, NY 12203
o: 518-649-1041
m: 518-487-8256
Copyright © SEMATECH
If you have a comment, please Contact us.Issuers of news releases, not 7th Wave, Inc. or Nanotechnology Now, are solely responsible for the accuracy of the content.
Related News Press |
News and information
Simulating magnetization in a Heisenberg quantum spin chain April 5th, 2024
NRL charters Navy’s quantum inertial navigation path to reduce drift April 5th, 2024
Discovery points path to flash-like memory for storing qubits: Rice find could hasten development of nonvolatile quantum memory April 5th, 2024
Chip Technology
Discovery points path to flash-like memory for storing qubits: Rice find could hasten development of nonvolatile quantum memory April 5th, 2024
Utilizing palladium for addressing contact issues of buried oxide thin film transistors April 5th, 2024
HKUST researchers develop new integration technique for efficient coupling of III-V and silicon February 16th, 2024
Discoveries
Chemical reactions can scramble quantum information as well as black holes April 5th, 2024
New micromaterial releases nanoparticles that selectively destroy cancer cells April 5th, 2024
Utilizing palladium for addressing contact issues of buried oxide thin film transistors April 5th, 2024
Announcements
NRL charters Navy’s quantum inertial navigation path to reduce drift April 5th, 2024
Discovery points path to flash-like memory for storing qubits: Rice find could hasten development of nonvolatile quantum memory April 5th, 2024
Tools
Ferroelectrically modulate the Fermi level of graphene oxide to enhance SERS response November 3rd, 2023
The USTC realizes In situ electron paramagnetic resonance spectroscopy using single nanodiamond sensors November 3rd, 2023
Alliances/Trade associations/Partnerships/Distributorships
Chicago Quantum Exchange welcomes six new partners highlighting quantum technology solutions, from Chicago and beyond September 23rd, 2022
University of Illinois Chicago joins Brookhaven Lab's Quantum Center June 10th, 2022
The latest news from around the world, FREE | ||
Premium Products | ||
Only the news you want to read!
Learn More |
||
Full-service, expert consulting
Learn More |
||