Nanotechnology Now

Our NanoNews Digest Sponsors

Heifer International

Wikipedia Affiliate Button

Home > Press > IBM Builds World's Smallest SRAM Memory Cell

Abstract:
IBM (NYSE: IBM) and its joint development partners -- AMD, Freescale, STMicroelectronics, Toshiba and the College of Nanoscale Science and Engineering (CNSE) -- today announced the first working static random access memory (SRAM) for the 22 nanometer (nm) technology node, the world's first reported working cell built at its 300mm research facility in Albany, NY.

IBM Builds World's Smallest SRAM Memory Cell

YORKTOWN HEIGHTS, NY | Posted on August 18th, 2008

SRAM chips are precursors to more complex devices such as microprocessors.

The SRAM cell utilizes a conventional six-transistor design and has an area of 0.1um2, breaking the previous SRAM scaling barriers.

Researchers achieved this breakthrough at CNSE of the University at Albany, State University of New York. CNSE's Albany NanoTech is the world's most advanced university based nanoelectronics research complex. IBM and its partners do much of their leading-edge semiconductor research at CNSE.

A nanometer is one one-billionth of a meter or about 80,000 times smaller than the width of a human hair.

"We are working at the ultimate edge of what is possible -- progressing toward advanced, next-generation semiconductor technologies," said Dr. T.C. Chen, vice president of Science and Technology, IBM Research. "This new development is a critical achievement in the pursuit to continually drive miniaturization in microelectronics."

22 nm is two generations away in chip manufacturing. The next generation is 32 nm -- where IBM and its partners are in development with their leading 32 nm high-K metal gate technology that no other company or consortium can match.

Traditionally, an SRAM chip is made more dense by shrinking its basic building block, often referred to as a cell. IBM-alliance researchers optimized the SRAM cell design and circuit layout to improve stability and developed several novel fabrication processes in order to make the new SRAM cell possible. The researchers utilized high-NA immersion lithography to print the aggressive pattern dimensions and densities and fabricated the parts in its a state-of-the-art 300mm semiconductor research environment.

SRAM cell size is a key technology metric in the semiconductor industry, and this work demonstrates IBM and its partners' continued leadership in cutting-edge process technology.

Key enablers of the SRAM cell include band edge high-K metal gate stacks, transistors with less than 25 nm gate lengths, thin spacers, novel co-implants, advanced activation techniques, extremely thin silicide, and damascene copper contacts.

Additional details of this achievement will be presented at the IEEE International Electron Devices (IEDM) annual technical meeting to be held in San Francisco, CA, December 15-17, 2008.

####

For more information, please click here

Contacts:
Michael Loughran
IBM

914.945.1613
cell: 914.443.9816

Copyright © Marketwire

If you have a comment, please Contact us.

Issuers of news releases, not 7th Wave, Inc. or Nanotechnology Now, are solely responsible for the accuracy of the content.

Bookmark:
Delicious Digg Newsvine Google Yahoo Reddit Magnoliacom Furl Facebook

Related News Press

News and information

Leti IEDM 2016 Paper Clarifies Correlation between Endurance, Window Margin and Retention in RRAM for First Time: Paper Presented at IEDM 2016 Offers Ways to Reconcile High-cycling Requirements and Instability at High Temperatures in Resistive RAM December 6th, 2016

Tokyo Institute of Technology research: 3D solutions to energy savings in silicon power transistors December 6th, 2016

Physicists decipher electronic properties of materials in work that may change transistors December 6th, 2016

Infrared instrumentation leader secures exclusive use of Vantablack coating December 5th, 2016

Chip Technology

Leti IEDM 2016 Paper Clarifies Correlation between Endurance, Window Margin and Retention in RRAM for First Time: Paper Presented at IEDM 2016 Offers Ways to Reconcile High-cycling Requirements and Instability at High Temperatures in Resistive RAM December 6th, 2016

Tokyo Institute of Technology research: 3D solutions to energy savings in silicon power transistors December 6th, 2016

Physicists decipher electronic properties of materials in work that may change transistors December 6th, 2016

Construction of practical quantum computers radically simplified: Scientists invent ground-breaking new method that puts quantum computers within reach December 5th, 2016

Memory Technology

New technology of ultrahigh density optical storage researched at Kazan University: The ever-growing demand for storage devices stimulates scientists to find new ways of improving the performance of existing technologies November 30th, 2016

A Tiny Machine: UCSB electrical and computer engineers design an infinitesimal computing device October 28th, 2016

How nanoscience will improve our health and lives in the coming years: Targeted medicine deliveries and increased energy efficiency are just two of many ways October 26th, 2016

Making the switch, this time with an insulator: Colorado State University physicists, joining the fundamental pursuit of using electron spins to store and manipulate information, have demonstrated a new approach to doing so, which could prove useful in the application of low-powe September 2nd, 2016

Announcements

Leti IEDM 2016 Paper Clarifies Correlation between Endurance, Window Margin and Retention in RRAM for First Time: Paper Presented at IEDM 2016 Offers Ways to Reconcile High-cycling Requirements and Instability at High Temperatures in Resistive RAM December 6th, 2016

Tokyo Institute of Technology research: 3D solutions to energy savings in silicon power transistors December 6th, 2016

Physicists decipher electronic properties of materials in work that may change transistors December 6th, 2016

Infrared instrumentation leader secures exclusive use of Vantablack coating December 5th, 2016

Events/Classes

IEDM: Leti CEO Marie Semeria to Give Opening-day Keynote on Impact of ‘Hyperconnectivity’ and IoT: Speech to Portray Key Role Nonprofit Research and Technology Organizations Play in Making Technology More Efficient and Ensuring Safety and Security November 29th, 2016

Leti and Grenoble Partners Demonstrate World’s 1st Qubit Device Fabricated in CMOS Process: Paper by Leti, Inac and University of Grenoble Alpes Published in Nature Communications November 28th, 2016

Cutting-edge nanotechnologies are breaking into industries November 18th, 2016

IEDM: CEO Marie Semeria to Deliver Opening Day Keynote at IEDM 2016; Institute to Present 13 Papers November 17th, 2016

NanoNews-Digest
The latest news from around the world, FREE




  Premium Products
NanoNews-Custom
Only the news you want to read!
 Learn More
NanoTech-Transfer
University Technology Transfer & Patents
 Learn More
NanoStrategies
Full-service, expert consulting
 Learn More











ASP
Nanotechnology Now Featured Books




NNN

The Hunger Project