Nanotechnology Now

Our NanoNews Digest Sponsors

Heifer International

Wikipedia Affiliate Button

Home > Press > IBM Builds World's Smallest SRAM Memory Cell

Abstract:
IBM (NYSE: IBM) and its joint development partners -- AMD, Freescale, STMicroelectronics, Toshiba and the College of Nanoscale Science and Engineering (CNSE) -- today announced the first working static random access memory (SRAM) for the 22 nanometer (nm) technology node, the world's first reported working cell built at its 300mm research facility in Albany, NY.

IBM Builds World's Smallest SRAM Memory Cell

YORKTOWN HEIGHTS, NY | Posted on August 18th, 2008

SRAM chips are precursors to more complex devices such as microprocessors.

The SRAM cell utilizes a conventional six-transistor design and has an area of 0.1um2, breaking the previous SRAM scaling barriers.

Researchers achieved this breakthrough at CNSE of the University at Albany, State University of New York. CNSE's Albany NanoTech is the world's most advanced university based nanoelectronics research complex. IBM and its partners do much of their leading-edge semiconductor research at CNSE.

A nanometer is one one-billionth of a meter or about 80,000 times smaller than the width of a human hair.

"We are working at the ultimate edge of what is possible -- progressing toward advanced, next-generation semiconductor technologies," said Dr. T.C. Chen, vice president of Science and Technology, IBM Research. "This new development is a critical achievement in the pursuit to continually drive miniaturization in microelectronics."

22 nm is two generations away in chip manufacturing. The next generation is 32 nm -- where IBM and its partners are in development with their leading 32 nm high-K metal gate technology that no other company or consortium can match.

Traditionally, an SRAM chip is made more dense by shrinking its basic building block, often referred to as a cell. IBM-alliance researchers optimized the SRAM cell design and circuit layout to improve stability and developed several novel fabrication processes in order to make the new SRAM cell possible. The researchers utilized high-NA immersion lithography to print the aggressive pattern dimensions and densities and fabricated the parts in its a state-of-the-art 300mm semiconductor research environment.

SRAM cell size is a key technology metric in the semiconductor industry, and this work demonstrates IBM and its partners' continued leadership in cutting-edge process technology.

Key enablers of the SRAM cell include band edge high-K metal gate stacks, transistors with less than 25 nm gate lengths, thin spacers, novel co-implants, advanced activation techniques, extremely thin silicide, and damascene copper contacts.

Additional details of this achievement will be presented at the IEEE International Electron Devices (IEDM) annual technical meeting to be held in San Francisco, CA, December 15-17, 2008.

####

For more information, please click here

Contacts:
Michael Loughran
IBM

914.945.1613
cell: 914.443.9816

Copyright © Marketwire

If you have a comment, please Contact us.

Issuers of news releases, not 7th Wave, Inc. or Nanotechnology Now, are solely responsible for the accuracy of the content.

Bookmark:
Delicious Digg Newsvine Google Yahoo Reddit Magnoliacom Furl Facebook

Related News Press

News and information

X-ray photoelectron spectroscopy under real ambient pressure conditions June 28th, 2017

Nanometrics to Participate in the 9th Annual CEO Investor Summit 2017: Accredited investor and publishing research analyst event held concurrently with SEMICON West and Intersolar 2017 in San Francisco June 27th, 2017

NMRC, University of Nottingham chooses the Quorum Q150 coater for its reliable and reproducible film thickness when coating samples with iridium June 27th, 2017

Picosunís ALD solutions enable novel high-speed memories June 27th, 2017

Chip Technology

Nanometrics to Participate in the 9th Annual CEO Investor Summit 2017: Accredited investor and publishing research analyst event held concurrently with SEMICON West and Intersolar 2017 in San Francisco June 27th, 2017

New TriboLab CMP Provides Cost-Effective Characterization of Chemical Mechanical Wafer Polishing Processes: Bruker Updates Industry-Standard CP-4 Platform for Most Flexible and Reliable Testing June 27th, 2017

Atomic imperfections move quantum communication network closer to reality June 25th, 2017

Research accelerates quest for quicker, longer-lasting electronics: UC Riverside-led research makes topological insulators magnetic well above room temperatures June 25th, 2017

Memory Technology

Picosunís ALD solutions enable novel high-speed memories June 27th, 2017

New prospects for universal memory -- high speed of RAM and the capacity of flash: Thin films created at MIPT could be the basis for future development of ReRAM June 17th, 2017

Geoffrey Beach: Drawn to explore magnetism: Materials researcher is working on the magnetic memory of the future April 25th, 2017

New ultrafast flexible and transparent memory devices could herald new era of electronics April 1st, 2017

Announcements

X-ray photoelectron spectroscopy under real ambient pressure conditions June 28th, 2017

Nanometrics to Participate in the 9th Annual CEO Investor Summit 2017: Accredited investor and publishing research analyst event held concurrently with SEMICON West and Intersolar 2017 in San Francisco June 27th, 2017

NMRC, University of Nottingham chooses the Quorum Q150 coater for its reliable and reproducible film thickness when coating samples with iridium June 27th, 2017

Picosunís ALD solutions enable novel high-speed memories June 27th, 2017

Events/Classes

Bosch announces high-performance MEMS acceleration sensors for wearables June 27th, 2017

Nanometrics to Participate in the 9th Annual CEO Investor Summit 2017: Accredited investor and publishing research analyst event held concurrently with SEMICON West and Intersolar 2017 in San Francisco June 27th, 2017

Letiís Autonomous-Vehicle System Embedded in Infineonís AURIX Platform: Letiís Low-Power, Multi-Sensor System that Transforms Distance Data into Clear Information About the Driving Environment Will Be Demonstrated at ITS Meeting in Strasbourg, June 19-22 June 20th, 2017

Nanomechanics to Host High-Speed Nanoindentation Webinar June 21: Leading nanomechanical technology provider will host educational webinar focused on high-speed nanoindentation and mechanical properties mapping June 12th, 2017

NanoNews-Digest
The latest news from around the world, FREE



  Premium Products
NanoNews-Custom
Only the news you want to read!
 Learn More
NanoTech-Transfer
University Technology Transfer & Patents
 Learn More
NanoStrategies
Full-service, expert consulting
 Learn More











ASP
Nanotechnology Now Featured Books




NNN

The Hunger Project