Nanotechnology Now

• About Us
  
  • Advertising
  • Our Mission
  • Our Team
  • Comments
  • Friends
  • Contact
• Nanotechnology
• News
  
  • Current News
  • Press Releases
  • Submit Press
  • Press kit
  • Interviews
• Columns
• Products
  
  • Our Products
  • Books
  • Featured Books
• Directories
  
  • Companies/Academic
  • Events
  • Glossary
  • Best Of
• Career Center
• Nano-Social Network
• Nano Consulting
• My Account

Home > News > Nano Memory Scheme Handles Defects

September 9th, 2004

Nano Memory Scheme Handles Defects

Abstract:
Electrical components that are two or three orders of magnitude smaller than E. coli bacteria promise ultra-high speed at ultra-low-power, but they also present several challenges. Nanoscale electronics devices have a fairly high defect rate, and architectures designed to guide their use must take this into account.

Source:
TRN

Bookmark:

Related News Press

Memory Technology

Imec showcases innovation in RRAM R&D at VLSI Technology Symposium June 14th, 2013

Data Highways for Quantum Information June 13th, 2013

Filmmaking magic with polymers June 12th, 2013

Leti Workshop on Innovative Memory Technologies to Include Samsung, Micron, SST-Microchip, Bosch, Altis Semiconductor and STMicroelectronics: June 27 Event to Explore Latest Results in Semiconductor Memory R&D June 5th, 2013