Nanotechnology Now

Our NanoNews Digest Sponsors
Heifer International



Home > News > Nano Memory Scheme Handles Defects

September 9th, 2004

Nano Memory Scheme Handles Defects

Abstract:
Electrical components that are two or three orders of magnitude smaller than E. coli bacteria promise ultra-high speed at ultra-low-power, but they also present several challenges. Nanoscale electronics devices have a fairly high defect rate, and architectures designed to guide their use must take this into account.

Source:
TRN

Bookmark:
Delicious Digg Newsvine Google Yahoo Reddit Magnoliacom Furl Facebook

Related News Press

Memory Technology

Interdisciplinary: Rice team tackles the future of semiconductors Multiferroics could be the key to ultralow-energy computing October 6th, 2023

Researchers discover materials exhibiting huge magnetoresistance June 9th, 2023

Rensselaer researcher uses artificial intelligence to discover new materials for advanced computing Trevor Rhone uses AI to identify two-dimensional van der Waals magnets May 12th, 2023

TUS researchers propose a simple, inexpensive approach to fabricating carbon nanotube wiring on plastic films: The proposed method produces wiring suitable for developing all-carbon devices, including flexible sensors and energy conversion and storage devices March 3rd, 2023

NanoNews-Digest
The latest news from around the world, FREE




  Premium Products
NanoNews-Custom
Only the news you want to read!
 Learn More
NanoStrategies
Full-service, expert consulting
 Learn More











ASP
Nanotechnology Now Featured Books




NNN

The Hunger Project