Nanotechnology Now

Our NanoNews Digest Sponsors

Heifer International

Wikipedia Affiliate Button

Home > News > Ultra-Thin Gate-Insulation Process for Advanced CMOS Transistors

May 26th, 2004

Ultra-Thin Gate-Insulation Process for Advanced CMOS Transistors

Abstract:
STMicroelectronics today announced that ST, CEA-Leti and AIXTRON have developed an advanced process technology for the creation of ultra-thin transistor-gate-insulation layers for low-power applications at the 65nm and 45nm CMOS transistor technology nodes. The new process significantly reduces transistor leakage current by the deposition of 'high-k' gate-insulation material.

Source:
Businesswire

Bookmark:
Delicious Digg Newsvine Google Yahoo Reddit Magnoliacom Furl Facebook

Related News Press

Chip Technology

Spin current detection in quantum materials unlocks potential for alternative electronics October 15th, 2017

Quantum manipulation power for quantum information processing gets a boost: Improving the efficiency of quantum heat engines involves reducing the number of photons in a cavity, ultimately impacting quantum manipulation power October 14th, 2017

Injecting electrons jolts 2-D structure into new atomic pattern: Berkeley Lab study is first to show potential of energy-efficient next-gen electronic memory October 13th, 2017

Rice U. lab surprised by ultraflat magnets: Researchers create atom-thick alloys with unanticipated magnetic properties October 13th, 2017

NanoNews-Digest
The latest news from around the world, FREE



  Premium Products
NanoNews-Custom
Only the news you want to read!
 Learn More
NanoTech-Transfer
University Technology Transfer & Patents
 Learn More
NanoStrategies
Full-service, expert consulting
 Learn More











ASP
Nanotechnology Now Featured Books




NNN

The Hunger Project