Nanotechnology Now

Our NanoNews Digest Sponsors

Heifer International

Wikipedia Affiliate Button

Home > News > Ultra-Thin Gate-Insulation Process for Advanced CMOS Transistors

May 26th, 2004

Ultra-Thin Gate-Insulation Process for Advanced CMOS Transistors

Abstract:
STMicroelectronics today announced that ST, CEA-Leti and AIXTRON have developed an advanced process technology for the creation of ultra-thin transistor-gate-insulation layers for low-power applications at the 65nm and 45nm CMOS transistor technology nodes. The new process significantly reduces transistor leakage current by the deposition of 'high-k' gate-insulation material.

Source:
Businesswire

Bookmark:
Delicious Digg Newsvine Google Yahoo Reddit Magnoliacom Furl Facebook

Related News Press

Chip Technology

Nano 'sandwich' offers unique properties: Rice University researchers simulate two-dimensional hybrids for optoelectronics February 27th, 2017

Dream Chip Technologies Presents First 22nm FD-SOI Silicon of New Automotive Driver Assistance SoC: Advanced driver assistance system (ADAS) computer vision SoC developed for European THINGS2DO project with working first silicon fabricated on GLOBALFOUNDRIES’ 22nm FD-SOI Platfor February 27th, 2017

GLOBALFOUNDRIES Announces Availability of 45nm RF SOI to Advance 5G Mobile Communications: Optimized RF features deliver high-performance solutions for mmWave beam forming applications in 5G smartphones and base stations February 22nd, 2017

Strem Chemicals and Dotz Nano Ltd. Sign Distribution Agreement for Graphene Quantum Dots Collaboration February 21st, 2017

NanoNews-Digest
The latest news from around the world, FREE



  Premium Products
NanoNews-Custom
Only the news you want to read!
 Learn More
NanoTech-Transfer
University Technology Transfer & Patents
 Learn More
NanoStrategies
Full-service, expert consulting
 Learn More











ASP
Nanotechnology Now Featured Books




NNN

The Hunger Project