Nanotechnology Now







Heifer International

Wikipedia Affiliate Button


DHgate

Home > News > Ultra-Thin Gate-Insulation Process for Advanced CMOS Transistors

May 26th, 2004

Ultra-Thin Gate-Insulation Process for Advanced CMOS Transistors

Abstract:
STMicroelectronics today announced that ST, CEA-Leti and AIXTRON have developed an advanced process technology for the creation of ultra-thin transistor-gate-insulation layers for low-power applications at the 65nm and 45nm CMOS transistor technology nodes. The new process significantly reduces transistor leakage current by the deposition of 'high-k' gate-insulation material.

Source:
Businesswire

Bookmark:
Delicious Digg Newsvine Google Yahoo Reddit Magnoliacom Furl Facebook

Related News Press

Chip Technology

Advances in molecular electronics: Lights on -- molecule on: Researchers from Dresden and Konstanz succeed in light-controlled molecule switching April 20th, 2015

Yale-NUS, NUS and UT Austin researchers establish theoretical framework for graphene physics: Making strides towards using graphene to create new electronic devices April 20th, 2015

Nanotubes with two walls have singular qualities: Rice University lab calculates unique electronic qualities of double-walled carbon nanotubes April 16th, 2015

Graphenea embarks on a new era April 16th, 2015

NanoNews-Digest
The latest news from around the world, FREE




  Premium Products
NanoNews-Custom
Only the news you want to read!
 Learn More
NanoTech-Transfer
University Technology Transfer & Patents
 Learn More
NanoStrategies
Full-service, expert consulting
 Learn More










ASP
Nanotechnology Now Featured Books




NNN

The Hunger Project