Nanotechnology Now

Our NanoNews Digest Sponsors

Heifer International

Wikipedia Affiliate Button

Home > News > Ultra-Thin Gate-Insulation Process for Advanced CMOS Transistors

May 26th, 2004

Ultra-Thin Gate-Insulation Process for Advanced CMOS Transistors

Abstract:
STMicroelectronics today announced that ST, CEA-Leti and AIXTRON have developed an advanced process technology for the creation of ultra-thin transistor-gate-insulation layers for low-power applications at the 65nm and 45nm CMOS transistor technology nodes. The new process significantly reduces transistor leakage current by the deposition of 'high-k' gate-insulation material.

Source:
Businesswire

Bookmark:
Delicious Digg Newsvine Google Yahoo Reddit Magnoliacom Furl Facebook

Related News Press

Chip Technology

Error-free into the quantum computer age December 15th, 2017

Columbia engineers create artificial graphene in a nanofabricated semiconductor structure: Researchers are the first to observe the electronic structure of graphene in an engineered semiconductor; finding could lead to progress in advanced optoelectronics and data processing December 13th, 2017

UCLA chemists synthesize narrow ribbons of graphene using only light and heat: Tiny structures could be next-generation solution for smaller electronic devices December 8th, 2017

Device makes power conversion more efficient: New design could dramatically cut energy waste in electric vehicles, data centers, and the power grid December 8th, 2017

NanoNews-Digest
The latest news from around the world, FREE



  Premium Products
NanoNews-Custom
Only the news you want to read!
 Learn More
NanoTech-Transfer
University Technology Transfer & Patents
 Learn More
NanoStrategies
Full-service, expert consulting
 Learn More











ASP
Nanotechnology Now Featured Books




NNN

The Hunger Project