Nanotechnology Now

Our NanoNews Digest Sponsors
Heifer International



Home > News > Ultra-Thin Gate-Insulation Process for Advanced CMOS Transistors

May 26th, 2004

Ultra-Thin Gate-Insulation Process for Advanced CMOS Transistors

Abstract:
STMicroelectronics today announced that ST, CEA-Leti and AIXTRON have developed an advanced process technology for the creation of ultra-thin transistor-gate-insulation layers for low-power applications at the 65nm and 45nm CMOS transistor technology nodes. The new process significantly reduces transistor leakage current by the deposition of 'high-k' gate-insulation material.

Source:
Businesswire

Bookmark:
Delicious Digg Newsvine Google Yahoo Reddit Magnoliacom Furl Facebook

Related News Press

Chip Technology

Micro-scale opto-thermo-mechanical actuation in the dry adhesive regime Peer-Reviewed Publication September 24th, 2021

Brought into line: FAU physicists control the flow of electron pulses through a nanostructure channel September 24th, 2021

Development of dendritic-network-implementable artificial neurofiber transistors: Transistors with a fibrous architecture similar to those of neurons are capable of forming artificial neural networks. Fibrous networks can be used in smart wearable devices and robots September 24th, 2021

Switching on a superfluid: Exotic phase transitions unlock pathways to future, superfluid-based technologies September 24th, 2021

NanoNews-Digest
The latest news from around the world, FREE




  Premium Products
NanoNews-Custom
Only the news you want to read!
 Learn More
NanoStrategies
Full-service, expert consulting
 Learn More











ASP
Nanotechnology Now Featured Books




NNN

The Hunger Project