Nanotechnology Now

• About Us
  
  • Advertising
  • Our Mission
  • Our Team
  • Comments
  • Friends
  • Contact
• Nanotechnology
• News
  
  • Current News
  • Press Releases
  • Submit Press
  • Press kit
  • Interviews
• Columns
• Products
  
  • Our Products
  • Books
  • Featured Books
• Directories
  
  • Companies/Academic
  • Events
  • Glossary
  • Best Of
• Career Center
• Nano-Social Network
• Nano Consulting
• My Account

Home > News > Ultra-Thin Gate-Insulation Process for Advanced CMOS Transistors

May 26th, 2004

Ultra-Thin Gate-Insulation Process for Advanced CMOS Transistors

Abstract:
STMicroelectronics today announced that ST, CEA-Leti and AIXTRON have developed an advanced process technology for the creation of ultra-thin transistor-gate-insulation layers for low-power applications at the 65nm and 45nm CMOS transistor technology nodes. The new process significantly reduces transistor leakage current by the deposition of 'high-k' gate-insulation material.

Source:
Businesswire

Bookmark:

Related News Press

Chip Technology

Researchers Stitch Defects into the World’s Thinnest Semiconductor May 22nd, 2013

Whirlpools on the Nanoscale Could Multiply Magnetic Memory: At the Advanced Light Source, Berkeley Lab scientists join an international team to control spin orientation in magnetic nanodisks May 22nd, 2013

Imec and GLOBALFOUNDRIES collaborate to advance high-density memory technology: STT-MRAM offers enhanced performance and scalability for embedded and standalone applications May 21st, 2013

Penn engineers' nanoantennas improve infrared sensing May 20th, 2013