Home > News > TI to sample 65-nanometer chips in early 2005
March 22nd, 2004
TI to sample 65-nanometer chips in early 2005
Texas Instruments plans to sample a wireless product built with its 65-nanometer semiconductor manufacturing process technology in the first quarter of next year, the Dallas-based company said Monday. Offering details of its 65-nanometer CMOS process, the company said that it expects the new technology will reduce leakage power from idle transistors, such as when a cell phone is in standby mode, by a factor of 1,000.
New analytical technology reveals 'nanomechanical' surface traits August 29th, 2014
Fonon Announces 3D Metal Sintering Technology: Emerging Additive Nano Powder Manufacturing Technology August 28th, 2014
RMIT delivers $30m boost to micro and nano-tech August 26th, 2014
Competition for Graphene: Berkeley Lab Researchers Demonstrate Ultrafast Charge Transfer in New Family of 2D Semiconductors August 26th, 2014