Home > News > TI to sample 65-nanometer chips in early 2005
March 22nd, 2004
TI to sample 65-nanometer chips in early 2005
Texas Instruments plans to sample a wireless product built with its 65-nanometer semiconductor manufacturing process technology in the first quarter of next year, the Dallas-based company said Monday. Offering details of its 65-nanometer CMOS process, the company said that it expects the new technology will reduce leakage power from idle transistors, such as when a cell phone is in standby mode, by a factor of 1,000.
Bruker Launches ContourSP 3D Optical Microscope for PCB Industry: Large-Format Metrology System Debuts to Over $5 Million in Orders December 10th, 2013
Electrical control of single atom magnets December 9th, 2013
Oregon scientists offer new insights on controlling nanoparticle stability: New findings could enhance stabilizing or destabilizing nanoparticles, depending on their uses December 9th, 2013
CWRU engineering researchers report nanoscale energy-efficient switching devices at IEDM 2013 December 9th, 2013