Home > News > TI to sample 65-nanometer chips in early 2005
March 22nd, 2004
TI to sample 65-nanometer chips in early 2005
Abstract:
Texas Instruments plans to sample a wireless product built with its 65-nanometer semiconductor manufacturing process technology in the first quarter of next year, the Dallas-based company said Monday. Offering details of its 65-nanometer CMOS process, the company said that it expects the new technology will reduce leakage power from idle transistors, such as when a cell phone is in standby mode, by a factor of 1,000.
Source:
InfoWorld
Bookmark:
Chip Technology
UC Riverside scientists discovering new uses for tiny carbon nanotubes: Adding ionic liquid to nanotube films could build smaller gadgets, and create more cost effective 'Smart Windows' that darken in bright sun May 15th, 2013
Nanometrics Announces Upcoming Investor Events May 14th, 2013
HELIOS Program Develops Complete Supply Chain for Integrating Photonics with CMOS Circuit via IC Fabrication Processes May 14th, 2013
Silex Microsystems Joins ENIAC Project PROMINENT To Bring Flexible and Cost Effective Inkjet Technologies to the MEMS Manufacturing Process: Silex Will Develop New Solutions for Through-Silicon Via Manufacture and Hermetic Wafer Bonding May 13th, 2013