Home > News > TI to sample 65-nanometer chips in early 2005
March 22nd, 2004
TI to sample 65-nanometer chips in early 2005
Texas Instruments plans to sample a wireless product built with its 65-nanometer semiconductor manufacturing process technology in the first quarter of next year, the Dallas-based company said Monday. Offering details of its 65-nanometer CMOS process, the company said that it expects the new technology will reduce leakage power from idle transistors, such as when a cell phone is in standby mode, by a factor of 1,000.
New nanowire structure absorbs light efficiently: Dual-type nanowire arrays can be used in applications such as LEDs and solar cells February 25th, 2015
SUNY Poly CNSE Researchers and Corporate Partners to Present Forty Papers at Globally Recognized Lithography Conference: SUNY Poly CNSE Research Group Awarded Both ‘Best Research Paper’ and ‘Best Research Poster’ at SPIE Advanced Lithography 2015 forum February 25th, 2015
Ultra-thin nanowires can trap electron 'twisters' that disrupt superconductors February 24th, 2015
Silicon Catalyst Announces Partnership With imec to Support Semiconductor Start-Ups February 23rd, 2015