Home > News > TI to sample 65-nanometer chips in early 2005
March 22nd, 2004
TI to sample 65-nanometer chips in early 2005
Texas Instruments plans to sample a wireless product built with its 65-nanometer semiconductor manufacturing process technology in the first quarter of next year, the Dallas-based company said Monday. Offering details of its 65-nanometer CMOS process, the company said that it expects the new technology will reduce leakage power from idle transistors, such as when a cell phone is in standby mode, by a factor of 1,000.
State-of-the-art online system unveiled to pinpoint metrology software accuracy March 27th, 2015
SUNY POLY CNSE to Host First Ever Northeast Semi Supply Conference (NESCO) Conference Will Connect New and Emerging Innovators in the Northeastern US and Canada with Industry Leaders and Strategic Investors to Discuss Future Growth Opportunities in NYS March 25th, 2015
NXP and GLOBALFOUNDRIES Announce Production of 40nm Embedded Non-Volatile Memory Technology: Co-developed technology to leverage GLOBALFOUNDRIES 40nm process technology platform March 24th, 2015
Building shape inspires new material discovery March 24th, 2015