Home > News > Applied makes 65-nm X-architecture test chip
February 25th, 2004
Applied makes 65-nm X-architecture test chip
Applied Materials Inc., working with Cadence Design Systems, Inc., has made a 65-nm test chip using diagonal as well as traditional right-angle Manhattan interconnects. The test chips “provides further confirmation of the manufacturing readiness and scalability of X Architecture designs for future process nodes," said John T.C. Lee, general manager of Applied Materials' Maydan Technology Center.
onic Present breakthrough in CMOS-based Transceivers for mm-Wave Radar Systems March 1st, 2015
New nanowire structure absorbs light efficiently: Dual-type nanowire arrays can be used in applications such as LEDs and solar cells February 25th, 2015
SUNY Poly CNSE Researchers and Corporate Partners to Present Forty Papers at Globally Recognized Lithography Conference: SUNY Poly CNSE Research Group Awarded Both ‘Best Research Paper’ and ‘Best Research Poster’ at SPIE Advanced Lithography 2015 forum February 25th, 2015
Ultra-thin nanowires can trap electron 'twisters' that disrupt superconductors February 24th, 2015