Nanotechnology Now

Our NanoNews Digest Sponsors

Heifer International

Wikipedia Affiliate Button

Home > Press > Imec Teams With Cadence to Present Automated Design-for-Test (DFT) Solution for 3D Memory-on-Logic

Imec’s 3D wrapper extension for Wide-I/O DRAM
Imec’s 3D wrapper extension for Wide-I/O DRAM

Abstract:
At the European 3D TSV Summit in Grenoble, France on January 22-23, 2013, imec, a world-leading nano-electronics research institute, today announced that together with Cadence Design Systems they have developed, implemented and validated an automated 3D Design-for-Test (DFT) solution to test logic-memory interconnects in DRAM-on-logic stacks. The solution, based on Cadence® Encounter® Test technology, was verified on an industrial test chip containing a logic die and a JEDEC-compliant Wide-I/O Mobile DRAM.

Imec Teams With Cadence to Present Automated Design-for-Test (DFT) Solution for 3D Memory-on-Logic

Leuven, Belgium | Posted on January 22nd, 2013

Memory-on-logic 3D stacks offer the possibility of heterogeneous integration with dense low-power inter-die interconnects. Hence, they are amongst the first 3D products that will come on the market, enabling next-generation high-performance low-power mobile applications. Recently, JEDEC has released a standard (JESD-229) for stackable Wide-I/O mobile dynamic random access memories (DRAMs) specifying the logic-memory interface. Unlike many previous DRAMs, the standard contains boundary scan features to facilitate interconnect testing. Imec and Cadence now present a design-for-test (DFT) architecture and corresponding automatic test pattern generation (ATPG) approach. It is an extension of their previously announced logic-on-logic 3D DFT architecture and it supports post-bond testing of the interconnects between the logic die and the DRAM stacked on top of it.

The solution implemented by Cadence and imec includes the generation of DRAM test control signals in the logic die and the inclusion of the DRAM boundary scan registers in the serial and parallel test access mechanisms (TAMs) of the 3D test architecture. The automated design for test solution has been validated on an industrial test chip. The design of the test chip is an interposer-based 3D stacked IC which includes a silicon interposer base die, a 94mm2 logic system-on-chip in 40nm technology, and a single Wide-I/O DRAM rank. The validation results show that the silicon area of the additional DFT wrapper is negligible compared to the total logic die size (<0.03%). Moreover, the test pattern generation was very efficient (tens of patterns, generated in only a few seconds) and effective (100% coverage of the targeted faults). All 3D-DFT logic in the logic die was automatically inserted with Cadence Encounter RTL Compiler while the Interconnect test patterns were generated with Encounter Test ATPG.

"This 3D memory-on-logic DFT solution is another big step forward toward market introduction of 3D-stacked IC for next-generation high-performance, low-power mobile applications," said Bassilios Petrakis, product marketing director for the Encounter Test product family at Cadence. "Our collaboration with imec has enabled the creation of an industry-leading solution that enhances efficiencies of 3D-IC design for our customers."

"Teaming up with Cadence enables us to automate the insertion of our DFT circuitry in a given design, and to automate the interconnect test pattern generation. Such automated flows make our technology valuable for the industry. We are confident that we can also handle the DFT features that start to emerge in other 3D memory standards," said Erik Jan Marinissen, Principal Scientist at imec.

Part of the work has been performed in the project ESiP, which is co-funded by the ENIAC Joint Undertaking.

####

About IMEC
Imec performs world-leading research in nano-electronics. Imec leverages its scientific knowledge with the innovative power of its global partnerships in ICT, healthcare and energy. Imec delivers industry-relevant technology solutions. In a unique high-tech environment, its international top talent is committed to providing the building blocks for a better life in a sustainable society. Imec is headquartered in Leuven, Belgium, and has offices in Belgium, the Netherlands, Taiwan, US, China, India and Japan. Its staff of close to 2,000 people includes more than 600 industrial residents and guest researchers. In 2011, imec's revenue (P&L) was about 300 million euro. Further information on imec can be found at www.imec.be.

Imec is a registered trademark for the activities of IMEC International (a legal entity set up under Belgian law as a "stichting van openbaar nut”), imec Belgium (IMEC vzw supported by the Flemish Government), imec the Netherlands (Stichting IMEC Nederland, part of Holst Centre which is supported by the Dutch Government), imec Taiwan (IMEC Taiwan Co.) and imec China (IMEC Microelectronics (Shangai) Co. Ltd.) and imec India (Imec India Private Limited).

For more information, please click here

Contacts:
Hanne Degans
External Communications Officer
T: +32 16 28 17 69
Mobile: +32 486 065 175


Olga Walsh | Business Technology
[ f o r m u l a ]
Formula PR, Inc.
1215 Cushman Avenue
San Diego, CA 92110
Office 619-234-0345 |

Copyright © IMEC

If you have a comment, please Contact us.

Issuers of news releases, not 7th Wave, Inc. or Nanotechnology Now, are solely responsible for the accuracy of the content.

Bookmark:
Delicious Digg Newsvine Google Yahoo Reddit Magnoliacom Furl Facebook

Related News Press

News and information

Nanowrinkles could save billions in shipping and aquaculture Surfaces inspired by carnivorous plants delay degradation by marine fouling January 17th, 2018

Ultrathin black phosphorus for solar-driven hydrogen economy: Osaka University researchers use sunlight to make hydrogen with a new nanostructured catalyst based on nanosheets of black phosphorus and bismuth vanadate January 17th, 2018

Ultra-thin optical fibers offer new way to 3-D print microstructures: Novel approach lays groundwork for using 3-D printing to repair tissue in the body January 17th, 2018

Arrowhead Pharmaceuticals Announces Proposed Underwritten Offering of Common Stock January 17th, 2018

Chip Technology

Ultra-thin memory storage device paves way for more powerful computing January 17th, 2018

'Gyroscope' molecules form crystal that's both solid and full of motion: New type of molecular machine designed by UCLA researchers could have wide-ranging applications in technology and science January 16th, 2018

New oxide and semiconductor combination builds new device potential: Researchers integrated oxide two-dimensional electron gases with gallium arsenide and paved the way toward new opto-electrical devices January 10th, 2018

STMicroelectronics Selects GLOBALFOUNDRIES 22FDX® to Extend Its FD-SOI Platform and Technology Leadership : GF’s FDX technology will enable ST to deliver high-performance, low-power products for next-generation consumer and industrial applications January 9th, 2018

Memory Technology

Ultra-thin memory storage device paves way for more powerful computing January 17th, 2018

Quantum memory with record-breaking capacity based on laser-cooled atoms December 15th, 2017

Leti Breakthroughs Point Way to Significant Improvements in SoC Memories December 6th, 2017

Scientists make transparent materials absorb light December 1st, 2017

Announcements

Nanowrinkles could save billions in shipping and aquaculture Surfaces inspired by carnivorous plants delay degradation by marine fouling January 17th, 2018

Ultrathin black phosphorus for solar-driven hydrogen economy: Osaka University researchers use sunlight to make hydrogen with a new nanostructured catalyst based on nanosheets of black phosphorus and bismuth vanadate January 17th, 2018

Ultra-thin optical fibers offer new way to 3-D print microstructures: Novel approach lays groundwork for using 3-D printing to repair tissue in the body January 17th, 2018

Arrowhead Pharmaceuticals Announces Proposed Underwritten Offering of Common Stock January 17th, 2018

Events/Classes

21st International Conference on Advanced Nanoscience and Nanotechnology December 31st, 2017

Leti Will Demonstrate First 3D Anti-Crash Solution for Embedding in Drones: Fitted on a Mass-Market Microcontroller, 360Fusion Software Technology Detects any Dynamic Obstacle and Helps Guide Drones Away from Collisions December 15th, 2017

Leti to Demo Wristband with Embedded Sensors to Diagnose Sleep Apnea: APNEAband, Which Will Be Demonstrated at CES 2018, Also Monitors Mountain Sickness, Dehydration, Dialysis Treatment Response and Epileptic Seizures December 12th, 2017

Arrowhead Presents New Clinical Data Demonstrating a Sustained Host Response in Hepatitis B Patients Following RNAi Therapy — Up to 5.0 log10 reduction in HBsAg observed; data presented at HEP DART 2017 — December 6th, 2017

Alliances/Trade associations/Partnerships/Distributorships

New era in high field superconducting magnets – opening new frontiers in science, nanotechnology and materials discovery January 9th, 2018

Leti Field Trials Demonstrate New Multicarrier Waveform for Rural, Maritime Broadband Radio: Field Trial in Orkney Islands Used New Filtered Multicarrier Waveform at 700MHz Band with Flexible Bandwidth Usage (Fragmented and Continuous Spectrum) December 18th, 2017

A new product to help combat mouldy walls, thanks to technology developed at the ICN2 December 14th, 2017

JPK Instruments announce partnership with Swiss company, Cytosurge AG. The partnership makes Cytosurge’s FluidFM® technology available on the JPK NanoWizard® AFM platform December 8th, 2017

NanoNews-Digest
The latest news from around the world, FREE



  Premium Products
NanoNews-Custom
Only the news you want to read!
 Learn More
NanoTech-Transfer
University Technology Transfer & Patents
 Learn More
NanoStrategies
Full-service, expert consulting
 Learn More











ASP
Nanotechnology Now Featured Books




NNN

The Hunger Project