Nanotechnology Now

Our NanoNews Digest Sponsors

Heifer International

Wikipedia Affiliate Button

Home > Press > Imec Teams With Cadence to Present Automated Design-for-Test (DFT) Solution for 3D Memory-on-Logic

Imec’s 3D wrapper extension for Wide-I/O DRAM
Imec’s 3D wrapper extension for Wide-I/O DRAM

Abstract:
At the European 3D TSV Summit in Grenoble, France on January 22-23, 2013, imec, a world-leading nano-electronics research institute, today announced that together with Cadence Design Systems they have developed, implemented and validated an automated 3D Design-for-Test (DFT) solution to test logic-memory interconnects in DRAM-on-logic stacks. The solution, based on Cadence® Encounter® Test technology, was verified on an industrial test chip containing a logic die and a JEDEC-compliant Wide-I/O Mobile DRAM.

Imec Teams With Cadence to Present Automated Design-for-Test (DFT) Solution for 3D Memory-on-Logic

Leuven, Belgium | Posted on January 22nd, 2013

Memory-on-logic 3D stacks offer the possibility of heterogeneous integration with dense low-power inter-die interconnects. Hence, they are amongst the first 3D products that will come on the market, enabling next-generation high-performance low-power mobile applications. Recently, JEDEC has released a standard (JESD-229) for stackable Wide-I/O mobile dynamic random access memories (DRAMs) specifying the logic-memory interface. Unlike many previous DRAMs, the standard contains boundary scan features to facilitate interconnect testing. Imec and Cadence now present a design-for-test (DFT) architecture and corresponding automatic test pattern generation (ATPG) approach. It is an extension of their previously announced logic-on-logic 3D DFT architecture and it supports post-bond testing of the interconnects between the logic die and the DRAM stacked on top of it.

The solution implemented by Cadence and imec includes the generation of DRAM test control signals in the logic die and the inclusion of the DRAM boundary scan registers in the serial and parallel test access mechanisms (TAMs) of the 3D test architecture. The automated design for test solution has been validated on an industrial test chip. The design of the test chip is an interposer-based 3D stacked IC which includes a silicon interposer base die, a 94mm2 logic system-on-chip in 40nm technology, and a single Wide-I/O DRAM rank. The validation results show that the silicon area of the additional DFT wrapper is negligible compared to the total logic die size (<0.03%). Moreover, the test pattern generation was very efficient (tens of patterns, generated in only a few seconds) and effective (100% coverage of the targeted faults). All 3D-DFT logic in the logic die was automatically inserted with Cadence Encounter RTL Compiler while the Interconnect test patterns were generated with Encounter Test ATPG.

"This 3D memory-on-logic DFT solution is another big step forward toward market introduction of 3D-stacked IC for next-generation high-performance, low-power mobile applications," said Bassilios Petrakis, product marketing director for the Encounter Test product family at Cadence. "Our collaboration with imec has enabled the creation of an industry-leading solution that enhances efficiencies of 3D-IC design for our customers."

"Teaming up with Cadence enables us to automate the insertion of our DFT circuitry in a given design, and to automate the interconnect test pattern generation. Such automated flows make our technology valuable for the industry. We are confident that we can also handle the DFT features that start to emerge in other 3D memory standards," said Erik Jan Marinissen, Principal Scientist at imec.

Part of the work has been performed in the project ESiP, which is co-funded by the ENIAC Joint Undertaking.

####

About IMEC
Imec performs world-leading research in nano-electronics. Imec leverages its scientific knowledge with the innovative power of its global partnerships in ICT, healthcare and energy. Imec delivers industry-relevant technology solutions. In a unique high-tech environment, its international top talent is committed to providing the building blocks for a better life in a sustainable society. Imec is headquartered in Leuven, Belgium, and has offices in Belgium, the Netherlands, Taiwan, US, China, India and Japan. Its staff of close to 2,000 people includes more than 600 industrial residents and guest researchers. In 2011, imec's revenue (P&L) was about 300 million euro. Further information on imec can be found at www.imec.be.

Imec is a registered trademark for the activities of IMEC International (a legal entity set up under Belgian law as a "stichting van openbaar nut”), imec Belgium (IMEC vzw supported by the Flemish Government), imec the Netherlands (Stichting IMEC Nederland, part of Holst Centre which is supported by the Dutch Government), imec Taiwan (IMEC Taiwan Co.) and imec China (IMEC Microelectronics (Shangai) Co. Ltd.) and imec India (Imec India Private Limited).

For more information, please click here

Contacts:
Hanne Degans
External Communications Officer
T: +32 16 28 17 69
Mobile: +32 486 065 175


Olga Walsh | Business Technology
[ f o r m u l a ]
Formula PR, Inc.
1215 Cushman Avenue
San Diego, CA 92110
Office 619-234-0345 |

Copyright © IMEC

If you have a comment, please Contact us.

Issuers of news releases, not 7th Wave, Inc. or Nanotechnology Now, are solely responsible for the accuracy of the content.

Bookmark:
Delicious Digg Newsvine Google Yahoo Reddit Magnoliacom Furl Facebook

Related News Press

News and information

Keeping electric car design on the right road: A closer look at the life-cycle impacts of lithium-ion batteries and proton exchange membrane fuel cells December 9th, 2016

Further improvement of qubit lifetime for quantum computers: New technique removes quasiparticles from superconducting quantum circuits December 9th, 2016

Chemical trickery corrals 'hyperactive' metal-oxide cluster December 8th, 2016

Scientists track chemical and structural evolution of catalytic nanoparticles in 3-D: Up-close, real-time, chemical-sensitive 3-D imaging offers clues for reducing cost/improving performance of catalysts for fuel-cell-powered vehicles and other applications December 8th, 2016

Chip Technology

Further improvement of qubit lifetime for quantum computers: New technique removes quasiparticles from superconducting quantum circuits December 9th, 2016

Chemical trickery corrals 'hyperactive' metal-oxide cluster December 8th, 2016

Leti IEDM 2016 Paper Clarifies Correlation between Endurance, Window Margin and Retention in RRAM for First Time: Paper Presented at IEDM 2016 Offers Ways to Reconcile High-cycling Requirements and Instability at High Temperatures in Resistive RAM December 6th, 2016

Tokyo Institute of Technology research: 3D solutions to energy savings in silicon power transistors December 6th, 2016

Memory Technology

New technology of ultrahigh density optical storage researched at Kazan University: The ever-growing demand for storage devices stimulates scientists to find new ways of improving the performance of existing technologies November 30th, 2016

A Tiny Machine: UCSB electrical and computer engineers design an infinitesimal computing device October 28th, 2016

How nanoscience will improve our health and lives in the coming years: Targeted medicine deliveries and increased energy efficiency are just two of many ways October 26th, 2016

Making the switch, this time with an insulator: Colorado State University physicists, joining the fundamental pursuit of using electron spins to store and manipulate information, have demonstrated a new approach to doing so, which could prove useful in the application of low-powe September 2nd, 2016

Announcements

Keeping electric car design on the right road: A closer look at the life-cycle impacts of lithium-ion batteries and proton exchange membrane fuel cells December 9th, 2016

Further improvement of qubit lifetime for quantum computers: New technique removes quasiparticles from superconducting quantum circuits December 9th, 2016

Researchers peer into atom-sized tunnels in hunt for better battery: May improve lithium ion for larger devices, like cars December 8th, 2016

Scientists track chemical and structural evolution of catalytic nanoparticles in 3-D: Up-close, real-time, chemical-sensitive 3-D imaging offers clues for reducing cost/improving performance of catalysts for fuel-cell-powered vehicles and other applications December 8th, 2016

Events/Classes

Arrowhead Pharmaceuticals to Webcast Fiscal 2016 Year End Results December 7th, 2016

In IEDM 2016 Keynote, Leti CEO Says ‘Hyperconnectivity’, Human-focused Research and the IOT Promise Profound, Positive Changes December 7th, 2016

IEDM: Leti CEO Marie Semeria to Give Opening-day Keynote on Impact of ‘Hyperconnectivity’ and IoT: Speech to Portray Key Role Nonprofit Research and Technology Organizations Play in Making Technology More Efficient and Ensuring Safety and Security November 29th, 2016

Leti and Grenoble Partners Demonstrate World’s 1st Qubit Device Fabricated in CMOS Process: Paper by Leti, Inac and University of Grenoble Alpes Published in Nature Communications November 28th, 2016

Alliances/Trade associations/Partnerships/Distributorships

Infrared instrumentation leader secures exclusive use of Vantablack coating December 5th, 2016

Leti and Grenoble Partners Demonstrate World’s 1st Qubit Device Fabricated in CMOS Process: Paper by Leti, Inac and University of Grenoble Alpes Published in Nature Communications November 28th, 2016

Mechanism for sodium storage in 2-D material: Tin selenide is an effective host for storing sodium ions, making it a promising material for sodium ion batteries October 27th, 2016

Enterprise In Space Partners with Sketchfab and 3D Hubs for NewSpace Education October 13th, 2016

NanoNews-Digest
The latest news from around the world, FREE




  Premium Products
NanoNews-Custom
Only the news you want to read!
 Learn More
NanoTech-Transfer
University Technology Transfer & Patents
 Learn More
NanoStrategies
Full-service, expert consulting
 Learn More











ASP
Nanotechnology Now Featured Books




NNN

The Hunger Project