Nanotechnology Now

Our NanoNews Digest Sponsors





Heifer International

Wikipedia Affiliate Button


android tablet pc

Home > Press > Imec Teams With Cadence to Present Automated Design-for-Test (DFT) Solution for 3D Memory-on-Logic

Imec’s 3D wrapper extension for Wide-I/O DRAM
Imec’s 3D wrapper extension for Wide-I/O DRAM

Abstract:
At the European 3D TSV Summit in Grenoble, France on January 22-23, 2013, imec, a world-leading nano-electronics research institute, today announced that together with Cadence Design Systems they have developed, implemented and validated an automated 3D Design-for-Test (DFT) solution to test logic-memory interconnects in DRAM-on-logic stacks. The solution, based on Cadence® Encounter® Test technology, was verified on an industrial test chip containing a logic die and a JEDEC-compliant Wide-I/O Mobile DRAM.

Imec Teams With Cadence to Present Automated Design-for-Test (DFT) Solution for 3D Memory-on-Logic

Leuven, Belgium | Posted on January 22nd, 2013

Memory-on-logic 3D stacks offer the possibility of heterogeneous integration with dense low-power inter-die interconnects. Hence, they are amongst the first 3D products that will come on the market, enabling next-generation high-performance low-power mobile applications. Recently, JEDEC has released a standard (JESD-229) for stackable Wide-I/O mobile dynamic random access memories (DRAMs) specifying the logic-memory interface. Unlike many previous DRAMs, the standard contains boundary scan features to facilitate interconnect testing. Imec and Cadence now present a design-for-test (DFT) architecture and corresponding automatic test pattern generation (ATPG) approach. It is an extension of their previously announced logic-on-logic 3D DFT architecture and it supports post-bond testing of the interconnects between the logic die and the DRAM stacked on top of it.

The solution implemented by Cadence and imec includes the generation of DRAM test control signals in the logic die and the inclusion of the DRAM boundary scan registers in the serial and parallel test access mechanisms (TAMs) of the 3D test architecture. The automated design for test solution has been validated on an industrial test chip. The design of the test chip is an interposer-based 3D stacked IC which includes a silicon interposer base die, a 94mm2 logic system-on-chip in 40nm technology, and a single Wide-I/O DRAM rank. The validation results show that the silicon area of the additional DFT wrapper is negligible compared to the total logic die size (<0.03%). Moreover, the test pattern generation was very efficient (tens of patterns, generated in only a few seconds) and effective (100% coverage of the targeted faults). All 3D-DFT logic in the logic die was automatically inserted with Cadence Encounter RTL Compiler while the Interconnect test patterns were generated with Encounter Test ATPG.

"This 3D memory-on-logic DFT solution is another big step forward toward market introduction of 3D-stacked IC for next-generation high-performance, low-power mobile applications," said Bassilios Petrakis, product marketing director for the Encounter Test product family at Cadence. "Our collaboration with imec has enabled the creation of an industry-leading solution that enhances efficiencies of 3D-IC design for our customers."

"Teaming up with Cadence enables us to automate the insertion of our DFT circuitry in a given design, and to automate the interconnect test pattern generation. Such automated flows make our technology valuable for the industry. We are confident that we can also handle the DFT features that start to emerge in other 3D memory standards," said Erik Jan Marinissen, Principal Scientist at imec.

Part of the work has been performed in the project ESiP, which is co-funded by the ENIAC Joint Undertaking.

####

About IMEC
Imec performs world-leading research in nano-electronics. Imec leverages its scientific knowledge with the innovative power of its global partnerships in ICT, healthcare and energy. Imec delivers industry-relevant technology solutions. In a unique high-tech environment, its international top talent is committed to providing the building blocks for a better life in a sustainable society. Imec is headquartered in Leuven, Belgium, and has offices in Belgium, the Netherlands, Taiwan, US, China, India and Japan. Its staff of close to 2,000 people includes more than 600 industrial residents and guest researchers. In 2011, imec's revenue (P&L) was about 300 million euro. Further information on imec can be found at www.imec.be.

Imec is a registered trademark for the activities of IMEC International (a legal entity set up under Belgian law as a "stichting van openbaar nut”), imec Belgium (IMEC vzw supported by the Flemish Government), imec the Netherlands (Stichting IMEC Nederland, part of Holst Centre which is supported by the Dutch Government), imec Taiwan (IMEC Taiwan Co.) and imec China (IMEC Microelectronics (Shangai) Co. Ltd.) and imec India (Imec India Private Limited).

For more information, please click here

Contacts:
Hanne Degans
External Communications Officer
T: +32 16 28 17 69
Mobile: +32 486 065 175


Olga Walsh | Business Technology
[ f o r m u l a ]
Formula PR, Inc.
1215 Cushman Avenue
San Diego, CA 92110
Office 619-234-0345 |

Copyright © IMEC

If you have a comment, please Contact us.

Issuers of news releases, not 7th Wave, Inc. or Nanotechnology Now, are solely responsible for the accuracy of the content.

Bookmark:
Delicious Digg Newsvine Google Yahoo Reddit Magnoliacom Furl Facebook

Related News Press

News and information

Nano Ruffles in Brain Matter: Freiburg researchers decipher the role of nanostructures around brain cells in central nervous system function October 31st, 2014

Gold nanoparticle chains confine light to the nanoscale October 31st, 2014

'Nanomotor lithography' answers call for affordable, simpler device manufacturing October 31st, 2014

Device invented at Johns Hopkins provides up-close look at cancer on the move: Microscopic view of metastasis could give insight about how to keep cancer in check October 31st, 2014

Chip Technology

Sussex physicists find simple solution for quantum technology challenge October 28th, 2014

Watching the hidden life of materials: Ultrafast electron diffraction experiments open a new window on the microscopic world October 27th, 2014

Breakthrough in molecular electronics paves the way for DNA-based computer circuits in the future: DNA-based programmable circuits could be more sophisticated, cheaper and simpler to make October 27th, 2014

QuantumWise guides the semiconductor industry towards the atomic scale October 24th, 2014

Memory Technology

Strengthening thin-film bonds with ultrafast data collection October 23rd, 2014

Superconducting circuits, simplified: New circuit design could unlock the power of experimental superconducting computer chips October 18th, 2014

Future computers could be built from magnetic 'tornadoes' October 14th, 2014

Research mimics brain cells to boost memory power September 30th, 2014

Announcements

Nano Ruffles in Brain Matter: Freiburg researchers decipher the role of nanostructures around brain cells in central nervous system function October 31st, 2014

Gold nanoparticle chains confine light to the nanoscale October 31st, 2014

'Nanomotor lithography' answers call for affordable, simpler device manufacturing October 31st, 2014

Device invented at Johns Hopkins provides up-close look at cancer on the move: Microscopic view of metastasis could give insight about how to keep cancer in check October 31st, 2014

Events/Classes

New Compact SIMS at 61st AVS | Visit us on Booth 311 October 28th, 2014

Iran to Hold 3rd Int'l Engineering Materials, Metallurgy Conference October 25th, 2014

Iran-Made Respiratory Nano Masks Provided to Hajj Pilgrims October 23rd, 2014

MEMS & Sensors Technology Showcase: Finalists Announced for MEMS Executive Congress US 2014 October 23rd, 2014

Alliances/Partnerships/Distributorships

'Electronic skin' could improve early breast cancer detection October 29th, 2014

European Commission opens the gate towards the implementation of Nanomedicine Translation Hub October 16th, 2014

IRLYNX and CEA-Leti to Streamline New CMOS-based Infrared Sensing Modules Dedicated to Human-activities Characterization October 15th, 2014

New VDMA Association "Electronics, Micro and Nano Technologies" founded: Inaugural Meeting in Frankfurt/Main, Germany October 15th, 2014

NanoNews-Digest
The latest news from around the world, FREE





  Premium Products
NanoNews-Custom
Only the news you want to read!
 Learn More
NanoTech-Transfer
University Technology Transfer & Patents
 Learn More
NanoStrategies
Full-service, expert consulting
 Learn More














ASP
Nanotechnology Now Featured Books




NNN

The Hunger Project







© Copyright 1999-2014 7th Wave, Inc. All Rights Reserved PRIVACY POLICY :: CONTACT US :: STATS :: SITE MAP :: ADVERTISE