Nanotechnology Now

Our NanoNews Digest Sponsors





Heifer International

Wikipedia Affiliate Button


android tablet pc

Home > Press > Imec Teams With Cadence to Present Automated Design-for-Test (DFT) Solution for 3D Memory-on-Logic

Imec’s 3D wrapper extension for Wide-I/O DRAM
Imec’s 3D wrapper extension for Wide-I/O DRAM

Abstract:
At the European 3D TSV Summit in Grenoble, France on January 22-23, 2013, imec, a world-leading nano-electronics research institute, today announced that together with Cadence Design Systems they have developed, implemented and validated an automated 3D Design-for-Test (DFT) solution to test logic-memory interconnects in DRAM-on-logic stacks. The solution, based on Cadence® Encounter® Test technology, was verified on an industrial test chip containing a logic die and a JEDEC-compliant Wide-I/O Mobile DRAM.

Imec Teams With Cadence to Present Automated Design-for-Test (DFT) Solution for 3D Memory-on-Logic

Leuven, Belgium | Posted on January 22nd, 2013

Memory-on-logic 3D stacks offer the possibility of heterogeneous integration with dense low-power inter-die interconnects. Hence, they are amongst the first 3D products that will come on the market, enabling next-generation high-performance low-power mobile applications. Recently, JEDEC has released a standard (JESD-229) for stackable Wide-I/O mobile dynamic random access memories (DRAMs) specifying the logic-memory interface. Unlike many previous DRAMs, the standard contains boundary scan features to facilitate interconnect testing. Imec and Cadence now present a design-for-test (DFT) architecture and corresponding automatic test pattern generation (ATPG) approach. It is an extension of their previously announced logic-on-logic 3D DFT architecture and it supports post-bond testing of the interconnects between the logic die and the DRAM stacked on top of it.

The solution implemented by Cadence and imec includes the generation of DRAM test control signals in the logic die and the inclusion of the DRAM boundary scan registers in the serial and parallel test access mechanisms (TAMs) of the 3D test architecture. The automated design for test solution has been validated on an industrial test chip. The design of the test chip is an interposer-based 3D stacked IC which includes a silicon interposer base die, a 94mm2 logic system-on-chip in 40nm technology, and a single Wide-I/O DRAM rank. The validation results show that the silicon area of the additional DFT wrapper is negligible compared to the total logic die size (<0.03%). Moreover, the test pattern generation was very efficient (tens of patterns, generated in only a few seconds) and effective (100% coverage of the targeted faults). All 3D-DFT logic in the logic die was automatically inserted with Cadence Encounter RTL Compiler while the Interconnect test patterns were generated with Encounter Test ATPG.

"This 3D memory-on-logic DFT solution is another big step forward toward market introduction of 3D-stacked IC for next-generation high-performance, low-power mobile applications," said Bassilios Petrakis, product marketing director for the Encounter Test product family at Cadence. "Our collaboration with imec has enabled the creation of an industry-leading solution that enhances efficiencies of 3D-IC design for our customers."

"Teaming up with Cadence enables us to automate the insertion of our DFT circuitry in a given design, and to automate the interconnect test pattern generation. Such automated flows make our technology valuable for the industry. We are confident that we can also handle the DFT features that start to emerge in other 3D memory standards," said Erik Jan Marinissen, Principal Scientist at imec.

Part of the work has been performed in the project ESiP, which is co-funded by the ENIAC Joint Undertaking.

####

About IMEC
Imec performs world-leading research in nano-electronics. Imec leverages its scientific knowledge with the innovative power of its global partnerships in ICT, healthcare and energy. Imec delivers industry-relevant technology solutions. In a unique high-tech environment, its international top talent is committed to providing the building blocks for a better life in a sustainable society. Imec is headquartered in Leuven, Belgium, and has offices in Belgium, the Netherlands, Taiwan, US, China, India and Japan. Its staff of close to 2,000 people includes more than 600 industrial residents and guest researchers. In 2011, imec's revenue (P&L) was about 300 million euro. Further information on imec can be found at www.imec.be.

Imec is a registered trademark for the activities of IMEC International (a legal entity set up under Belgian law as a "stichting van openbaar nut”), imec Belgium (IMEC vzw supported by the Flemish Government), imec the Netherlands (Stichting IMEC Nederland, part of Holst Centre which is supported by the Dutch Government), imec Taiwan (IMEC Taiwan Co.) and imec China (IMEC Microelectronics (Shangai) Co. Ltd.) and imec India (Imec India Private Limited).

For more information, please click here

Contacts:
Hanne Degans
External Communications Officer
T: +32 16 28 17 69
Mobile: +32 486 065 175


Olga Walsh | Business Technology
[ f o r m u l a ]
Formula PR, Inc.
1215 Cushman Avenue
San Diego, CA 92110
Office 619-234-0345 |

Copyright © IMEC

If you have a comment, please Contact us.

Issuers of news releases, not 7th Wave, Inc. or Nanotechnology Now, are solely responsible for the accuracy of the content.

Bookmark:
Delicious Digg Newsvine Google Yahoo Reddit Magnoliacom Furl Facebook

Related News Press

News and information

East China University of Science and Technology Purchases Nanonex Advanced Nanoimprint Tool NX-B200 July 30th, 2014

Watching Schrödinger's cat die (or come to life): Steering quantum evolution & using probes to conduct continuous error correction in quantum computers July 30th, 2014

From Narrow to Broad July 30th, 2014

FLAG-ERA and TNT2014 join efforts: Graphene Networking at its higher level in Barcelona: Encourage the participation in a joint transnational call July 30th, 2014

Chip Technology

Nanometrics Reports Second Quarter 2014 Financial Results July 30th, 2014

A*STAR and industry form S$200M semiconductor R&D July 25th, 2014

A Crystal Wedding in the Nanocosmos July 23rd, 2014

Penn Study: Understanding Graphene’s Electrical Properties on an Atomic Level July 22nd, 2014

Memory Technology

Rice's silicon oxide memories catch manufacturers' eye: Use of porous silicon oxide reduces forming voltage, improves manufacturability July 10th, 2014

University of Illinois study advances limits for ultrafast nano-devices July 10th, 2014

Leti to Present Technological Platforms Targeting Industry’s Needs for the Future at Semicon West Workshop: Presentation at STS Session to Focus on Leti Advanced Lithography Programs for 1x Nodes and on Silicon Photonics at TechXPot June 25th, 2014

6TH CEA-LETI WORKSHOP ON INNOVATIVE MEMORY TECHNOLOGIES includes invited talks by Infineon, IBM, Schlumberger, Thales, Cisco and STMicroelectronics: June 24 Event to Explore NVM Application Horizons from Automotive to Oil & Gas: Responses from Innovative Technologies & Design June 12th, 2014

Announcements

University of Manchester selects Anasys AFM-IR for coatings and corrosion research July 30th, 2014

Nature inspires a greener way to make colorful plastics July 30th, 2014

Analytical solutions from Malvern Instruments support University of Wisconsin-Milwaukee researchers in understanding environmental effects of nanomaterials July 30th, 2014

FEI Unveils New Solutions for Faster Time-to-Analysis in Metals Research July 30th, 2014

Events/Classes

FLAG-ERA and TNT2014 join efforts: Graphene Networking at its higher level in Barcelona: Encourage the participation in a joint transnational call July 30th, 2014

FEI Unveils New Solutions for Faster Time-to-Analysis in Metals Research July 30th, 2014

WITec to host the 11th Confocal Raman Imaging Symposium from September 29th - October 1st in Ulm, Germany July 28th, 2014

FEI adds Phase Plate Technology and Titan Halo TEM to its Structural Biology Product Portfolio: New solutions provide the high-quality imaging and contrast necessary to analyze the 3D structure of molecules and molecular complexes July 28th, 2014

Alliances/Partnerships/Distributorships

Nature inspires a greener way to make colorful plastics July 30th, 2014

SouthWest NanoTechnologies Names NanoSperse as A SWeNT Certified Compounder July 29th, 2014

ACS Biomaterials Science & Engineering™: Brand-new journal names editor July 29th, 2014

A*STAR and industry form S$200M semiconductor R&D July 25th, 2014

NanoNews-Digest
The latest news from around the world, FREE



  Premium Products
NanoNews-Custom
Only the news you want to read!
 Learn More
NanoTech-Transfer
University Technology Transfer & Patents
 Learn More
NanoStrategies
Full-service, expert consulting
 Learn More














ASP
Nanotechnology Now Featured Books




NNN

The Hunger Project







© Copyright 1999-2014 7th Wave, Inc. All Rights Reserved PRIVACY POLICY :: CONTACT US :: STATS :: SITE MAP :: ADVERTISE