Nanotechnology Now

Our NanoNews Digest Sponsors





Heifer International

Wikipedia Affiliate Button


android tablet pc

Home > Press > SEMATECH Technologists Demonstrate Breakthrough Process Solutions for Extending Advanced Memory and Logic Technologies: Novel solutions for high mobility channel CMOS devices, FinFETs, RRAMs and technologies beyond CMOS devices

Abstract:
SEMATECH experts reported on innovative approaches to realize advanced CMOS logic and memory device technologies and 3D through-silicon via (TSV) manufacturing at the International VLSI Technology, System and Applications Symposium (VLSI-TSA) on April 23-25, 2012.

SEMATECH Technologists Demonstrate Breakthrough Process Solutions for Extending Advanced Memory and Logic Technologies: Novel solutions for high mobility channel CMOS devices, FinFETs, RRAMs and technologies beyond CMOS devices

Hsinchu, Taiwan | Posted on April 25th, 2012

Today nearly all electronic devices are built on complementary metal-oxide semiconductor (CMOS) technology. For over half a century, silicon-based materials have been the basic layers used in the manufacturing of CMOS transistors; however, these staple materials as well as materials derived from silicon such as insulators and contact metals are reaching their limits, as the industry looks to lower power dissipation in CMOS devices and as scaling approaches the physical limits of silicon transistors.

In a series of nine research papers, an international team of SEMATECH researchers reported on innovative materials and new transistor structures to address key aspects of transistor performance, power, and cost. The papers, selected from hundreds of submissions, outlined leading-edge research in high-k/metal gate (HKMG) materials, resistive RAM (RRAM) memory, and planar and non-planar CMOS technologies.

"Through intense research and development efforts, SEMATECH is developing manufacturable solutions and practical implementation approaches for innovative materials in future transistor structures," said Raj Jammy, vice president of emerging technologies. "The research that was presented at VLSI TSA demonstrates SEMATECH's leadership in developing new materials, processes and concepts that will pave the way for emerging technologies."

One potentially industry-changing technology, a direct metal bonding interconnect approach, was introduced by Sitaram Arkalgud, director of SEMATECH's 3D interconnect program. In order for 2.5D and 3D integration to reach its full potential, chip-to-interposer and chip-to-chip interfaces have to support a very large number of power and signal connections. Today, most solder-based interconnect schemes will not scale sufficiently due to mechanical, electrical, thermal, and reliability limitations.

Arkalgud revealed SEMATECH's copper-to-copper direct bonding (CuDB) technology as a promising technology to aggressively scale chip-to-chip interconnects and keep pace with advances in TSV. He also discussed recent progress and remaining technical and economic hurdles in moving toward high-volume manufacturing of CuDB interconnects.

SEMATECH technologists also reported technical advances in the following areas:

Silicon Channel Devices

· Evaluating stress-induced leakage current (SILC) in full gate-last (FGL) high-k/metal gate devices to address sources of SILC and propose possible process options for improvement. A high quality interlayer during gate stack formation was found to be critical to improving FGL device performance and reliability.

· Modeling positive bias temperature instability (PBTI) degradation in Zr-doped HfO2 gate stacks by considering fast and slow electron trapping processes. PBTI was found to improve when the fast trapping component was suppressed.

Non-Silicon Channel Devices

· Using different ALD oxidizers to study the effects of III-V oxides on device performance. With a O3 precursor, As-As, AsOx, GaO, and In2O3 were found to be the main native oxides/byproducts. H2O-based precursors remain stable with no III-V oxide detected throughout a low temperature flow. Electrical performance also improved with H2O-based high-k, suggesting that H2O-based ALD is the key process for III-V CMOS.

· Exploring alternative high-k gate dielectrics for III-V, Ge and Si MOSFETs. High-field carrier mobility and MOSFET parameter characteristics were improved by atomic layer deposition (ALD) of a thin beryllium oxide layer to passivate the interface between the Si channel and high-k gate dielectric.

Non-Planar Devices

· Studying FinFET Vt tuning. Both performance and the electrical properties of the gate stack were improved by an Al implantation, representing progress towards realizing multi threshold voltage FinFET device architectures for the 14 nm node and beyond.

· Studying the impact of fin doping on high-k/midgap metal gate SOI FinFETs. Threshold voltage can be effectively modulated with doping in ~25 nm wide fins. For sub-10 nm fin widths, however, the active dopant atoms must be precisely placed inside the fins, which ion implantation cannot do. A conformal doping technique with perfect dose control, such as monolayer doping, was discussed which may be the solution for future planar and non-planar devices.

· Evaluating the parasitic capacitance of planar FETs and double-gated (DG) FinFETs. Optimization with a fixed fin-to-height ratio significantly reduces parasitic capacitance, which renders DG FinFETs comparable to planar FETs. Fin width and height must be controlled in the DG FinFETs, otherwise the parasitic capacitance uniformity will degrade.

· Investigating the impact of source/drain (S/D) activation anneal on GAA pFETs. Low temperature pFETs were fabricated and benchmarked against devices with a S/D activation anneal. When S/D is implanted before the gate spacer, the un-annealed devices exhibited higher peak transconductance and drain current but have a higher off-current than their annealed counterparts. Pre- and post-spacer S/D implant schemes were also explored.

Advanced Non-Volatile Memory

· RRAM switching performance up to 1x108 cycles at low power and a 100x reduction of the high-resistance-state current was achieved by identification and utilization of key parameters for establishing superior control of the RRAM conductive filament formation.

SEMATECH's front end processes program, located at the College of Nanoscale Science and Engineering (CNSE) of the University at Albany, is exploring innovative materials, new transistor structures, and alternative non-volatile memories to address key aspects of system-level performance, power, variability, and cost and to help accelerate innovation in the continued scaling of logic and memory applications.

The International Symposium on VLSI Technology, Systems and Applications (VLSI-TSA) is sponsored by Taiwan's Industrial Technology Research Institute (ITRI) in association with Institute of Electrical and Electronics Engineers, or IEEE, a leading professional association for the advancement of technology. VLSI-TSA is one of many industry forums SEMATECH uses to collaborate with scientists and engineers from corporations, universities and other research institutions, many of whom are research partners.

####

About SEMATECH
SEMATECH®, the international consortium of leading semiconductor device, equipment, and materials manufacturers, this year celebrates 25 years of excellence in accelerating the commercialization of technology innovations into manufacturing solutions. Through our unwavering commitment to foster collaboration across the nanoelectronics industry, we help our members and partners address critical industry transitions, drive technical consensus, pull research into the industry mainstream, improve manufacturing productivity, and reduce risk and time to market. Information about SEMATECH can be found at www.sematech.org.

Twitter: www.twitter.com/sematechnews

For more information, please click here

Contacts:
Erica McGill
SEMATECH
Media Relations
257 Fuller Road, Suite 2200
Albany, NY 12203
o: 518-649-1041
m: 518-487-8256

Copyright © SEMATECH

If you have a comment, please Contact us.

Issuers of news releases, not 7th Wave, Inc. or Nanotechnology Now, are solely responsible for the accuracy of the content.

Bookmark:
Delicious Digg Newsvine Google Yahoo Reddit Magnoliacom Furl Facebook

Related News Press

News and information

East China University of Science and Technology Purchases Nanonex Advanced Nanoimprint Tool NX-B200 July 30th, 2014

Watching Schrödinger's cat die (or come to life): Steering quantum evolution & using probes to conduct continuous error correction in quantum computers July 30th, 2014

From Narrow to Broad July 30th, 2014

FLAG-ERA and TNT2014 join efforts: Graphene Networking at its higher level in Barcelona: Encourage the participation in a joint transnational call July 30th, 2014

Chip Technology

Nanometrics Reports Second Quarter 2014 Financial Results July 30th, 2014

A*STAR and industry form S$200M semiconductor R&D July 25th, 2014

A Crystal Wedding in the Nanocosmos July 23rd, 2014

Penn Study: Understanding Graphene’s Electrical Properties on an Atomic Level July 22nd, 2014

Memory Technology

Rice's silicon oxide memories catch manufacturers' eye: Use of porous silicon oxide reduces forming voltage, improves manufacturability July 10th, 2014

University of Illinois study advances limits for ultrafast nano-devices July 10th, 2014

Leti to Present Technological Platforms Targeting Industry’s Needs for the Future at Semicon West Workshop: Presentation at STS Session to Focus on Leti Advanced Lithography Programs for 1x Nodes and on Silicon Photonics at TechXPot June 25th, 2014

6TH CEA-LETI WORKSHOP ON INNOVATIVE MEMORY TECHNOLOGIES includes invited talks by Infineon, IBM, Schlumberger, Thales, Cisco and STMicroelectronics: June 24 Event to Explore NVM Application Horizons from Automotive to Oil & Gas: Responses from Innovative Technologies & Design June 12th, 2014

Announcements

University of Manchester selects Anasys AFM-IR for coatings and corrosion research July 30th, 2014

Nature inspires a greener way to make colorful plastics July 30th, 2014

Analytical solutions from Malvern Instruments support University of Wisconsin-Milwaukee researchers in understanding environmental effects of nanomaterials July 30th, 2014

FEI Unveils New Solutions for Faster Time-to-Analysis in Metals Research July 30th, 2014

Events/Classes

FLAG-ERA and TNT2014 join efforts: Graphene Networking at its higher level in Barcelona: Encourage the participation in a joint transnational call July 30th, 2014

FEI Unveils New Solutions for Faster Time-to-Analysis in Metals Research July 30th, 2014

WITec to host the 11th Confocal Raman Imaging Symposium from September 29th - October 1st in Ulm, Germany July 28th, 2014

FEI adds Phase Plate Technology and Titan Halo TEM to its Structural Biology Product Portfolio: New solutions provide the high-quality imaging and contrast necessary to analyze the 3D structure of molecules and molecular complexes July 28th, 2014

Alliances/Partnerships/Distributorships

Nature inspires a greener way to make colorful plastics July 30th, 2014

SouthWest NanoTechnologies Names NanoSperse as A SWeNT Certified Compounder July 29th, 2014

ACS Biomaterials Science & Engineering™: Brand-new journal names editor July 29th, 2014

A*STAR and industry form S$200M semiconductor R&D July 25th, 2014

Research partnerships

New imaging agent provides better picture of the gut July 30th, 2014

Breakthrough laser experiment reveals liquid-like motion of atoms in an ultra-cold cluster: University of Leicester research team unlocks insights into creation of new nano-materials July 25th, 2014

A*STAR and industry form S$200M semiconductor R&D July 25th, 2014

A Crystal Wedding in the Nanocosmos July 23rd, 2014

NanoNews-Digest
The latest news from around the world, FREE



  Premium Products
NanoNews-Custom
Only the news you want to read!
 Learn More
NanoTech-Transfer
University Technology Transfer & Patents
 Learn More
NanoStrategies
Full-service, expert consulting
 Learn More














ASP
Nanotechnology Now Featured Books




NNN

The Hunger Project







© Copyright 1999-2014 7th Wave, Inc. All Rights Reserved PRIVACY POLICY :: CONTACT US :: STATS :: SITE MAP :: ADVERTISE