Nanotechnology Now

Our NanoNews Digest Sponsors

Heifer International

Wikipedia Affiliate Button

Home > Press > SEMATECH Technologists Demonstrate Breakthrough Process Solutions for Extending Advanced Memory and Logic Technologies: Novel solutions for high mobility channel CMOS devices, FinFETs, RRAMs and technologies beyond CMOS devices

Abstract:
SEMATECH experts reported on innovative approaches to realize advanced CMOS logic and memory device technologies and 3D through-silicon via (TSV) manufacturing at the International VLSI Technology, System and Applications Symposium (VLSI-TSA) on April 23-25, 2012.

SEMATECH Technologists Demonstrate Breakthrough Process Solutions for Extending Advanced Memory and Logic Technologies: Novel solutions for high mobility channel CMOS devices, FinFETs, RRAMs and technologies beyond CMOS devices

Hsinchu, Taiwan | Posted on April 25th, 2012

Today nearly all electronic devices are built on complementary metal-oxide semiconductor (CMOS) technology. For over half a century, silicon-based materials have been the basic layers used in the manufacturing of CMOS transistors; however, these staple materials as well as materials derived from silicon such as insulators and contact metals are reaching their limits, as the industry looks to lower power dissipation in CMOS devices and as scaling approaches the physical limits of silicon transistors.

In a series of nine research papers, an international team of SEMATECH researchers reported on innovative materials and new transistor structures to address key aspects of transistor performance, power, and cost. The papers, selected from hundreds of submissions, outlined leading-edge research in high-k/metal gate (HKMG) materials, resistive RAM (RRAM) memory, and planar and non-planar CMOS technologies.

"Through intense research and development efforts, SEMATECH is developing manufacturable solutions and practical implementation approaches for innovative materials in future transistor structures," said Raj Jammy, vice president of emerging technologies. "The research that was presented at VLSI TSA demonstrates SEMATECH's leadership in developing new materials, processes and concepts that will pave the way for emerging technologies."

One potentially industry-changing technology, a direct metal bonding interconnect approach, was introduced by Sitaram Arkalgud, director of SEMATECH's 3D interconnect program. In order for 2.5D and 3D integration to reach its full potential, chip-to-interposer and chip-to-chip interfaces have to support a very large number of power and signal connections. Today, most solder-based interconnect schemes will not scale sufficiently due to mechanical, electrical, thermal, and reliability limitations.

Arkalgud revealed SEMATECH's copper-to-copper direct bonding (CuDB) technology as a promising technology to aggressively scale chip-to-chip interconnects and keep pace with advances in TSV. He also discussed recent progress and remaining technical and economic hurdles in moving toward high-volume manufacturing of CuDB interconnects.

SEMATECH technologists also reported technical advances in the following areas:

Silicon Channel Devices

· Evaluating stress-induced leakage current (SILC) in full gate-last (FGL) high-k/metal gate devices to address sources of SILC and propose possible process options for improvement. A high quality interlayer during gate stack formation was found to be critical to improving FGL device performance and reliability.

· Modeling positive bias temperature instability (PBTI) degradation in Zr-doped HfO2 gate stacks by considering fast and slow electron trapping processes. PBTI was found to improve when the fast trapping component was suppressed.

Non-Silicon Channel Devices

· Using different ALD oxidizers to study the effects of III-V oxides on device performance. With a O3 precursor, As-As, AsOx, GaO, and In2O3 were found to be the main native oxides/byproducts. H2O-based precursors remain stable with no III-V oxide detected throughout a low temperature flow. Electrical performance also improved with H2O-based high-k, suggesting that H2O-based ALD is the key process for III-V CMOS.

· Exploring alternative high-k gate dielectrics for III-V, Ge and Si MOSFETs. High-field carrier mobility and MOSFET parameter characteristics were improved by atomic layer deposition (ALD) of a thin beryllium oxide layer to passivate the interface between the Si channel and high-k gate dielectric.

Non-Planar Devices

· Studying FinFET Vt tuning. Both performance and the electrical properties of the gate stack were improved by an Al implantation, representing progress towards realizing multi threshold voltage FinFET device architectures for the 14 nm node and beyond.

· Studying the impact of fin doping on high-k/midgap metal gate SOI FinFETs. Threshold voltage can be effectively modulated with doping in ~25 nm wide fins. For sub-10 nm fin widths, however, the active dopant atoms must be precisely placed inside the fins, which ion implantation cannot do. A conformal doping technique with perfect dose control, such as monolayer doping, was discussed which may be the solution for future planar and non-planar devices.

· Evaluating the parasitic capacitance of planar FETs and double-gated (DG) FinFETs. Optimization with a fixed fin-to-height ratio significantly reduces parasitic capacitance, which renders DG FinFETs comparable to planar FETs. Fin width and height must be controlled in the DG FinFETs, otherwise the parasitic capacitance uniformity will degrade.

· Investigating the impact of source/drain (S/D) activation anneal on GAA pFETs. Low temperature pFETs were fabricated and benchmarked against devices with a S/D activation anneal. When S/D is implanted before the gate spacer, the un-annealed devices exhibited higher peak transconductance and drain current but have a higher off-current than their annealed counterparts. Pre- and post-spacer S/D implant schemes were also explored.

Advanced Non-Volatile Memory

· RRAM switching performance up to 1x108 cycles at low power and a 100x reduction of the high-resistance-state current was achieved by identification and utilization of key parameters for establishing superior control of the RRAM conductive filament formation.

SEMATECH's front end processes program, located at the College of Nanoscale Science and Engineering (CNSE) of the University at Albany, is exploring innovative materials, new transistor structures, and alternative non-volatile memories to address key aspects of system-level performance, power, variability, and cost and to help accelerate innovation in the continued scaling of logic and memory applications.

The International Symposium on VLSI Technology, Systems and Applications (VLSI-TSA) is sponsored by Taiwan's Industrial Technology Research Institute (ITRI) in association with Institute of Electrical and Electronics Engineers, or IEEE, a leading professional association for the advancement of technology. VLSI-TSA is one of many industry forums SEMATECH uses to collaborate with scientists and engineers from corporations, universities and other research institutions, many of whom are research partners.

####

About SEMATECH
SEMATECH®, the international consortium of leading semiconductor device, equipment, and materials manufacturers, this year celebrates 25 years of excellence in accelerating the commercialization of technology innovations into manufacturing solutions. Through our unwavering commitment to foster collaboration across the nanoelectronics industry, we help our members and partners address critical industry transitions, drive technical consensus, pull research into the industry mainstream, improve manufacturing productivity, and reduce risk and time to market. Information about SEMATECH can be found at www.sematech.org.

Twitter: www.twitter.com/sematechnews

For more information, please click here

Contacts:
Erica McGill
SEMATECH
Media Relations
257 Fuller Road, Suite 2200
Albany, NY 12203
o: 518-649-1041
m: 518-487-8256

Copyright © SEMATECH

If you have a comment, please Contact us.

Issuers of news releases, not 7th Wave, Inc. or Nanotechnology Now, are solely responsible for the accuracy of the content.

Bookmark:
Delicious Digg Newsvine Google Yahoo Reddit Magnoliacom Furl Facebook

Related News Press

News and information

Thanks for the memory: NIST takes a deep look at memristors January 20th, 2018

New Method Uses DNA, Nanoparticles and Top-Down Lithography to Make Optically Active Structures: Technique could lead to new classes of materials that can bend light, such as for those used in cloaking devices January 18th, 2018

Arrowhead Pharmaceuticals Announces Pricing of Underwritten Public Offering of Common Stock January 18th, 2018

Leti to Demo New Curving Technology at Photonics West that Improves Performance of Optical Components January 18th, 2018

Chip Technology

Thanks for the memory: NIST takes a deep look at memristors January 20th, 2018

Leti to Demo New Curving Technology at Photonics West that Improves Performance of Optical Components January 18th, 2018

Ultra-thin memory storage device paves way for more powerful computing January 17th, 2018

'Gyroscope' molecules form crystal that's both solid and full of motion: New type of molecular machine designed by UCLA researchers could have wide-ranging applications in technology and science January 16th, 2018

Memory Technology

Thanks for the memory: NIST takes a deep look at memristors January 20th, 2018

Ultra-thin memory storage device paves way for more powerful computing January 17th, 2018

Quantum memory with record-breaking capacity based on laser-cooled atoms December 15th, 2017

Leti Breakthroughs Point Way to Significant Improvements in SoC Memories December 6th, 2017

Announcements

Thanks for the memory: NIST takes a deep look at memristors January 20th, 2018

New Method Uses DNA, Nanoparticles and Top-Down Lithography to Make Optically Active Structures: Technique could lead to new classes of materials that can bend light, such as for those used in cloaking devices January 18th, 2018

Arrowhead Pharmaceuticals Announces Pricing of Underwritten Public Offering of Common Stock January 18th, 2018

Leti to Demo New Curving Technology at Photonics West that Improves Performance of Optical Components January 18th, 2018

Events/Classes

Leti to Demo New Curving Technology at Photonics West that Improves Performance of Optical Components January 18th, 2018

21st International Conference on Advanced Nanoscience and Nanotechnology December 31st, 2017

Leti Will Demonstrate First 3D Anti-Crash Solution for Embedding in Drones: Fitted on a Mass-Market Microcontroller, 360Fusion Software Technology Detects any Dynamic Obstacle and Helps Guide Drones Away from Collisions December 15th, 2017

Leti to Demo Wristband with Embedded Sensors to Diagnose Sleep Apnea: APNEAband, Which Will Be Demonstrated at CES 2018, Also Monitors Mountain Sickness, Dehydration, Dialysis Treatment Response and Epileptic Seizures December 12th, 2017

Alliances/Trade associations/Partnerships/Distributorships

New era in high field superconducting magnets – opening new frontiers in science, nanotechnology and materials discovery January 9th, 2018

Leti Field Trials Demonstrate New Multicarrier Waveform for Rural, Maritime Broadband Radio: Field Trial in Orkney Islands Used New Filtered Multicarrier Waveform at 700MHz Band with Flexible Bandwidth Usage (Fragmented and Continuous Spectrum) December 18th, 2017

A new product to help combat mouldy walls, thanks to technology developed at the ICN2 December 14th, 2017

JPK Instruments announce partnership with Swiss company, Cytosurge AG. The partnership makes Cytosurge’s FluidFM® technology available on the JPK NanoWizard® AFM platform December 8th, 2017

Research partnerships

Ultra-thin memory storage device paves way for more powerful computing January 17th, 2018

New catalyst for hydrogen production is a step toward clean fuel: Carbon-based nanocomposite with embedded metal ions yields impressive performance as catalyst for electrolysis of water to generate hydrogen January 16th, 2018

New era in high field superconducting magnets – opening new frontiers in science, nanotechnology and materials discovery January 9th, 2018

Touchy nanotubes work better when clean: Rice, Swansea scientists show that decontaminating nanotubes can simplify nanoscale devices January 4th, 2018

NanoNews-Digest
The latest news from around the world, FREE



  Premium Products
NanoNews-Custom
Only the news you want to read!
 Learn More
NanoTech-Transfer
University Technology Transfer & Patents
 Learn More
NanoStrategies
Full-service, expert consulting
 Learn More











ASP
Nanotechnology Now Featured Books




NNN

The Hunger Project