Nanotechnology Now

Our NanoNews Digest Sponsors

Heifer International

Wikipedia Affiliate Button


DHgate

Home > Press > Novel 3D integration process flow: backside ‘soft’ via reveal

Figure 3D integration_1: Wafers are thinned down to 50µm thickness, with a total thickness variation of less than 2µm.
Figure 3D integration_1: Wafers are thinned down to 50µm thickness, with a total thickness variation of less than 2µm.

Abstract:
Imec presents a via-middle through-Si-via (TSV) approach to 3D stacking. This method is new to industry as it allows to ‘reveal' TSV contacts by using a Si-etch process. The process further allows thinning down the wafers to 50µm with a total thickness variation of less than 2µm.

Novel 3D integration process flow: backside ‘soft’ via reveal

Leuven, Belgium | Posted on March 15th, 2012

In the new 3D integration flow, a TSV contact is buried in the wafer during front-side processing. After completion of the wafer processing, the wafer is thinned and the bottom side of the TSV contacts are ‘revealed' in order to contact to a next layer of a 3D stack.

This process is novel to IC manufacturing and has to be performed with great care, in order not to damage the devices. In the past year, great progress has been made with respect to the wafer-support system for handling 300mm wafers, thinned down to 50µm thickness. A total thickness variation (TTV) of the thinned wafer of less than 2µm has been achieved. Key step in this process is the bonding of the device wafer to a carrier wafer, prior to wafer thinning, by using a temporary adhesive. This material is stable during the subsequent process steps, but still allows for room temperature debonding of the thinned wafer upon completion of backside processing.

After wafer thinning, the backsides of the TSVs are successfully ‘revealed' using a Si-etch process. Both wet and dry processes can be used. Chemical mechanical polishing (CMP) of the Cu/Si surface is not used as it results in a high risk of contamination and has a high cost-of-ownership. An effective via reveal process has been obtained using wet etching, exposing the TSVs uniformly on the wafer backside. In this stage, the TSV nails are still protected by their barrier and liner layers.

The next step in the backside process consists of applying a backside passivation layer (this avoids Cu diffusion in the thin Si wafer) and selective opening of the liner layers on the TSV. This is achieved using a maskless, self-aligned dry etch-process.

After this ‘soft' via reveal process, further interconnect layers and bump interconnects can be processed on the wafer backside. The process is then completed by debonding the thin wafer from the carrier wafer and transferring the thin wafer to a dicing tape. This step can now be performed at room temperature. This process flow was successfully applied to a 300mm diameter wafer with active high-k/metal gate CMOS circuits.

####

For more information, please click here

Contacts:
Barbara Kalkis
Maestro Marketing & PR

Copyright © IMEC

If you have a comment, please Contact us.

Issuers of news releases, not 7th Wave, Inc. or Nanotechnology Now, are solely responsible for the accuracy of the content.

Bookmark:
Delicious Digg Newsvine Google Yahoo Reddit Magnoliacom Furl Facebook

Related News Press

News and information

'Lasers rewired': Scientists find a new way to make nanowire lasers: Berkeley Lab, UC Berkeley scientists adapt next-gen solar cell materials for a different purpose February 12th, 2016

Breaking cell barriers with retractable protein nanoneedles: Adapting a bacterial structure, Wyss Institute researchers develop protein actuators that can mechanically puncture cells February 12th, 2016

Replacement of Toxic Antibacterial Agents Possible by Biocompatible Polymeric Nanocomposites February 12th, 2016

Properties of Polymeric Nanofibers Optimized to Treat Damaged Body Tissues February 12th, 2016

Chip Technology

A metal that behaves like water: Researchers describe new behaviors of graphene February 12th, 2016

Silicon chip with integrated laser: Light from a nanowire: Nanolaser for information technology February 12th, 2016

Research reveals carbon films can give microchips energy storage capability: International team from Drexel University and Paul Sabatier University reveals versatility of carbon films February 11th, 2016

New thin film transistor may lead to flexible devices: Researchers engineer an electronics first, opening door to flexible electronics February 10th, 2016

Announcements

Graphene leans on glass to advance electronics: Scientists' use of common glass to optimize graphene's electronic properties could improve technologies from flat screens to solar cells February 12th, 2016

Breaking cell barriers with retractable protein nanoneedles: Adapting a bacterial structure, Wyss Institute researchers develop protein actuators that can mechanically puncture cells February 12th, 2016

Replacement of Toxic Antibacterial Agents Possible by Biocompatible Polymeric Nanocomposites February 12th, 2016

Properties of Polymeric Nanofibers Optimized to Treat Damaged Body Tissues February 12th, 2016

NanoNews-Digest
The latest news from around the world, FREE





  Premium Products
NanoNews-Custom
Only the news you want to read!
 Learn More
NanoTech-Transfer
University Technology Transfer & Patents
 Learn More
NanoStrategies
Full-service, expert consulting
 Learn More











ASP
Nanotechnology Now Featured Books




NNN

The Hunger Project







Car Brands
Buy website traffic