Nanotechnology Now

Our NanoNews Digest Sponsors

Heifer International

Wikipedia Affiliate Button

Home > Press > SEMATECH Researchers to Present Breakthrough Innovations in III-V MOSFETs, FinFETs and Resistive RAMs at IEDM

Abstract:
Workshops and technical papers outline emerging solutions for critical dimension scaling and material technology

SEMATECH Researchers to Present Breakthrough Innovations in III-V MOSFETs, FinFETs and Resistive RAMs at IEDM

Austin, TX and Albany, NY | Posted on November 8th, 2010

Revealing research breakthroughs, engineers from SEMATECH's Front End Processes (FEP) program will present technical papers at the 56th annual IEEE International Electron Devices Meeting (IEDM) from December 6-8, 2010, at the Hilton in San Francisco, CA.

SEMATECH experts will report on resistive RAM (RRAM) memory technologies, advanced Fin and nanowire FETs for scaled CMOS devices, high mobility III-V channel materials on 200mm silicon wafers in an industry standard MOSFET flow, and future ultra-low power tunneling FET devicesó highlighting significant breakthroughs that address the growing need for higher performance and low power devices.

Additionally, SEMATECH will host invitational pre‑conference workshops on December 5. The workshops will focus on technical and manufacturing gaps affecting promising emerging memory technologies and III-V channels on silicon. Co-sponsored by Tokyo Electron and Aixtron, these workshops will feature experts from industry and academia debating the challenges and opportunities in these areas in a series of presentations and panel discussions.

During the IEDM conference, SEMATECH's FEP experts will present research results at the following sessions:

* Session 6, Monday, Dec. 6 at 2 p.m.: Self-aligned III-V MOSFETS Heterointegrated on a 200 mm Si Substrate Using an Industry Standard Process Flow - demonstrates, for the first time, that III-V devices on silicon can be processed in a silicon pilot line with controlled contamination, uniformity and yield while demonstrating good device performance.

* Session 16, Tuesday, Dec. 7 at 9:05 a.m.: Prospect of Tunneling Green Transistor for 0.1V CMOS - investigates tunneling green transistors for low-voltage CMOS VLSI devices and circuits. Statistical data will show that sub-60mV/decade characteristics have been clearly demonstrated on 8 inch wafers. This work is an ongoing collaboration with Prof. Chenming Hu and his co-workers at University of California Berkeley. The results of the collaborative work will be presented by Professor Hu.

* Session 19, Tuesday, Dec. 7 at 4:25 p.m.: Metal Oxide RRAM Switching Mechanism Based on Conductive Filament Microscopic Properties - reports on critical conductive filament features controlling RRAM operations. The forming process is found to define the filament shape, which determines the temperature profile and, consequently, switching characteristics.

* Session 26, Wednesday, Dec. 8 at 9:55 a.m.: Contact Resistance Reduction to FinFET Source/Drain Using Dielectric Dipole Mitigated Schottky Barrier Height Tuning - shows, for the first time, a contact resistance reduction using dielectric dipole mitigated Schottky barrier height tuning on a FinFET source. This technique is very promising for emerging devices, alternative channel materials, and sub-22nm CMOSFETs, where the Schottky barrier height and resulting higher parasitic contact resistance are significant barriers for scaling.

* Session 34, Wednesday, Dec. 8 at 2 p.m.: Strained SiGe and Si FinFETs for High Performance Logic with SiGe/Si Stack on SOI - reports on a dual channel scheme for high mobility CMOS FinFETs.
The IEDM conference draws an international audience of industry professionals for an intensive exploration of design, manufacturing, physics, and modeling of semiconductors and other electronic devices. The conference spotlights leading work from the world's top electronics scientists and engineers; it is one of many industry forums SEMATECH uses to collaborate with scientists and engineers from corporations, universities, and other research institutions, many of whom are research partners.

####

About SEMATECH
For over 20 years, SEMATECHģ, the global consortium of leading semiconductor manufacturers, has set global direction, enabled flexible collaboration, and bridged strategic R&D to manufacturing. Today, we continue accelerating the next technology revolution with our nanoelectronics and emerging technology partners.

For more information, please click here

Contacts:
Erica McGill
SEMATECH Media Relations
257 Fuller Roadm Suite 2200
Albany, NY 12203
o: 518-649-1041
m: 518-487-8256

Copyright © SEMATECH

If you have a comment, please Contact us.

Issuers of news releases, not 7th Wave, Inc. or Nanotechnology Now, are solely responsible for the accuracy of the content.

Bookmark:
Delicious Digg Newsvine Google Yahoo Reddit Magnoliacom Furl Facebook

Related News Press

News and information

Novel 'converter' heralds breakthrough in ultra-fast data processing at nanoscale: Invention bagged four patents and could potentially make microprocessor chips work 1,000 times faster October 20th, 2017

Strange but true: turning a material upside down can sometimes make it softer October 20th, 2017

Leti Coordinating Project to Develop Innovative Drivetrains for 3rd-generation Electric Vehicles: CEA Techís Contribution Includes Litenís Knowhow in Magnetic Materials and Simulation And Letiís Expertise in Wide-bandgap Semiconductors October 20th, 2017

MIPT scientists revisit optical constants of ultrathin gold films October 20th, 2017

Chip Technology

Novel 'converter' heralds breakthrough in ultra-fast data processing at nanoscale: Invention bagged four patents and could potentially make microprocessor chips work 1,000 times faster October 20th, 2017

MIPT scientists revisit optical constants of ultrathin gold films October 20th, 2017

Bringing the atomic world into full color: Researchers turn atomic force microscope measurements into color images October 19th, 2017

Spin current detection in quantum materials unlocks potential for alternative electronics October 15th, 2017

Memory Technology

Injecting electrons jolts 2-D structure into new atomic pattern: Berkeley Lab study is first to show potential of energy-efficient next-gen electronic memory October 13th, 2017

First on-chip nanoscale optical quantum memory developed: Smallest-yet optical quantum memory device is a storage medium for optical quantum networks with the potential to be scaled up for commercial use September 11th, 2017

High-speed quantum memory for photons September 9th, 2017

Fast magnetic writing of data September 7th, 2017

Nanoelectronics

Nanometrics Announces Preliminary Results for the Third Quarter of 2017: Quarterly Results Impacted by Delays in Revenue Recognition on Multiple Systems into Japan October 12th, 2017

Seeing the next dimension of computer chips: Researchers image perfectly smooth side-surfaces of 3-D silicon crystals with a scanning tunneling microscope, paving the way for smaller and faster computing devices October 11th, 2017

Columbia engineers invent breakthrough millimeter-wave circulator IC October 6th, 2017

Tungsten offers nano-interconnects a path of least resistance: Crystalline tungsten shows insight and promise in addressing the challenges of electrical interconnects that have high resistivity at the nanoscale October 4th, 2017

Announcements

Novel 'converter' heralds breakthrough in ultra-fast data processing at nanoscale: Invention bagged four patents and could potentially make microprocessor chips work 1,000 times faster October 20th, 2017

Strange but true: turning a material upside down can sometimes make it softer October 20th, 2017

Leti Coordinating Project to Develop Innovative Drivetrains for 3rd-generation Electric Vehicles: CEA Techís Contribution Includes Litenís Knowhow in Magnetic Materials and Simulation And Letiís Expertise in Wide-bandgap Semiconductors October 20th, 2017

MIPT scientists revisit optical constants of ultrathin gold films October 20th, 2017

Events/Classes

Nanometrics Announces Preliminary Results for the Third Quarter of 2017: Quarterly Results Impacted by Delays in Revenue Recognition on Multiple Systems into Japan October 12th, 2017

More 22 of 59,885 Print all In new window Leti to Present Update of CoolCube/3DVLSI Technologies Development at 2017 IEEE S3S: Future Developments and Tape-Out Vehicles to Be Presented during Oct. 17 Workshop October 12th, 2017

Arrowhead Pharmaceuticals to Present Preclinical Data on ARO-AAT at The Liver Meeting(R) October 10th, 2017

Arrowhead to Present at Chardan Gene Therapy Conference October 3rd, 2017

NanoNews-Digest
The latest news from around the world, FREE



  Premium Products
NanoNews-Custom
Only the news you want to read!
 Learn More
NanoTech-Transfer
University Technology Transfer & Patents
 Learn More
NanoStrategies
Full-service, expert consulting
 Learn More











ASP
Nanotechnology Now Featured Books




NNN

The Hunger Project