Nanotechnology Now

Our NanoNews Digest Sponsors

Heifer International

Wikipedia Affiliate Button

Home > Press > SEMATECH Researchers to Present Breakthrough Innovations in III-V MOSFETs, FinFETs and Resistive RAMs at IEDM

Abstract:
Workshops and technical papers outline emerging solutions for critical dimension scaling and material technology

SEMATECH Researchers to Present Breakthrough Innovations in III-V MOSFETs, FinFETs and Resistive RAMs at IEDM

Austin, TX and Albany, NY | Posted on November 8th, 2010

Revealing research breakthroughs, engineers from SEMATECH's Front End Processes (FEP) program will present technical papers at the 56th annual IEEE International Electron Devices Meeting (IEDM) from December 6-8, 2010, at the Hilton in San Francisco, CA.

SEMATECH experts will report on resistive RAM (RRAM) memory technologies, advanced Fin and nanowire FETs for scaled CMOS devices, high mobility III-V channel materials on 200mm silicon wafers in an industry standard MOSFET flow, and future ultra-low power tunneling FET devicesó highlighting significant breakthroughs that address the growing need for higher performance and low power devices.

Additionally, SEMATECH will host invitational pre‑conference workshops on December 5. The workshops will focus on technical and manufacturing gaps affecting promising emerging memory technologies and III-V channels on silicon. Co-sponsored by Tokyo Electron and Aixtron, these workshops will feature experts from industry and academia debating the challenges and opportunities in these areas in a series of presentations and panel discussions.

During the IEDM conference, SEMATECH's FEP experts will present research results at the following sessions:

* Session 6, Monday, Dec. 6 at 2 p.m.: Self-aligned III-V MOSFETS Heterointegrated on a 200 mm Si Substrate Using an Industry Standard Process Flow - demonstrates, for the first time, that III-V devices on silicon can be processed in a silicon pilot line with controlled contamination, uniformity and yield while demonstrating good device performance.

* Session 16, Tuesday, Dec. 7 at 9:05 a.m.: Prospect of Tunneling Green Transistor for 0.1V CMOS - investigates tunneling green transistors for low-voltage CMOS VLSI devices and circuits. Statistical data will show that sub-60mV/decade characteristics have been clearly demonstrated on 8 inch wafers. This work is an ongoing collaboration with Prof. Chenming Hu and his co-workers at University of California Berkeley. The results of the collaborative work will be presented by Professor Hu.

* Session 19, Tuesday, Dec. 7 at 4:25 p.m.: Metal Oxide RRAM Switching Mechanism Based on Conductive Filament Microscopic Properties - reports on critical conductive filament features controlling RRAM operations. The forming process is found to define the filament shape, which determines the temperature profile and, consequently, switching characteristics.

* Session 26, Wednesday, Dec. 8 at 9:55 a.m.: Contact Resistance Reduction to FinFET Source/Drain Using Dielectric Dipole Mitigated Schottky Barrier Height Tuning - shows, for the first time, a contact resistance reduction using dielectric dipole mitigated Schottky barrier height tuning on a FinFET source. This technique is very promising for emerging devices, alternative channel materials, and sub-22nm CMOSFETs, where the Schottky barrier height and resulting higher parasitic contact resistance are significant barriers for scaling.

* Session 34, Wednesday, Dec. 8 at 2 p.m.: Strained SiGe and Si FinFETs for High Performance Logic with SiGe/Si Stack on SOI - reports on a dual channel scheme for high mobility CMOS FinFETs.
The IEDM conference draws an international audience of industry professionals for an intensive exploration of design, manufacturing, physics, and modeling of semiconductors and other electronic devices. The conference spotlights leading work from the world's top electronics scientists and engineers; it is one of many industry forums SEMATECH uses to collaborate with scientists and engineers from corporations, universities, and other research institutions, many of whom are research partners.

####

About SEMATECH
For over 20 years, SEMATECHģ, the global consortium of leading semiconductor manufacturers, has set global direction, enabled flexible collaboration, and bridged strategic R&D to manufacturing. Today, we continue accelerating the next technology revolution with our nanoelectronics and emerging technology partners.

For more information, please click here

Contacts:
Erica McGill
SEMATECH Media Relations
257 Fuller Roadm Suite 2200
Albany, NY 12203
o: 518-649-1041
m: 518-487-8256

Copyright © SEMATECH

If you have a comment, please Contact us.

Issuers of news releases, not 7th Wave, Inc. or Nanotechnology Now, are solely responsible for the accuracy of the content.

Bookmark:
Delicious Digg Newsvine Google Yahoo Reddit Magnoliacom Furl Facebook

Related News Press

News and information

Bosch announces high-performance MEMS acceleration sensors for wearables June 27th, 2017

Nanometrics to Participate in the 9th Annual CEO Investor Summit 2017: Accredited investor and publishing research analyst event held concurrently with SEMICON West and Intersolar 2017 in San Francisco June 27th, 2017

NMRC, University of Nottingham chooses the Quorum Q150 coater for its reliable and reproducible film thickness when coating samples with iridium June 27th, 2017

Picosunís ALD solutions enable novel high-speed memories June 27th, 2017

Chip Technology

Nanometrics to Participate in the 9th Annual CEO Investor Summit 2017: Accredited investor and publishing research analyst event held concurrently with SEMICON West and Intersolar 2017 in San Francisco June 27th, 2017

New TriboLab CMP Provides Cost-Effective Characterization of Chemical Mechanical Wafer Polishing Processes: Bruker Updates Industry-Standard CP-4 Platform for Most Flexible and Reliable Testing June 27th, 2017

Atomic imperfections move quantum communication network closer to reality June 25th, 2017

Research accelerates quest for quicker, longer-lasting electronics: UC Riverside-led research makes topological insulators magnetic well above room temperatures June 25th, 2017

Memory Technology

Picosunís ALD solutions enable novel high-speed memories June 27th, 2017

New prospects for universal memory -- high speed of RAM and the capacity of flash: Thin films created at MIPT could be the basis for future development of ReRAM June 17th, 2017

Geoffrey Beach: Drawn to explore magnetism: Materials researcher is working on the magnetic memory of the future April 25th, 2017

New ultrafast flexible and transparent memory devices could herald new era of electronics April 1st, 2017

Nanoelectronics

Research accelerates quest for quicker, longer-lasting electronics: UC Riverside-led research makes topological insulators magnetic well above room temperatures June 25th, 2017

GLOBALFOUNDRIES on Track to Deliver Leading-Performance 7nm FinFET Technology: New 7LP technology offers 40 percent performance boost over 14nm FinFET June 13th, 2017

Seeing the invisible with a graphene-CMOS integrated device June 6th, 2017

IBM Research Alliance Builds New Transistor for 5nm Technology: Less than two years since announcing a 7nm test chip, scientists have achieved another breakthrough June 5th, 2017

Announcements

Bosch announces high-performance MEMS acceleration sensors for wearables June 27th, 2017

Nanometrics to Participate in the 9th Annual CEO Investor Summit 2017: Accredited investor and publishing research analyst event held concurrently with SEMICON West and Intersolar 2017 in San Francisco June 27th, 2017

NMRC, University of Nottingham chooses the Quorum Q150 coater for its reliable and reproducible film thickness when coating samples with iridium June 27th, 2017

Picosunís ALD solutions enable novel high-speed memories June 27th, 2017

Events/Classes

Bosch announces high-performance MEMS acceleration sensors for wearables June 27th, 2017

Nanometrics to Participate in the 9th Annual CEO Investor Summit 2017: Accredited investor and publishing research analyst event held concurrently with SEMICON West and Intersolar 2017 in San Francisco June 27th, 2017

Letiís Autonomous-Vehicle System Embedded in Infineonís AURIX Platform: Letiís Low-Power, Multi-Sensor System that Transforms Distance Data into Clear Information About the Driving Environment Will Be Demonstrated at ITS Meeting in Strasbourg, June 19-22 June 20th, 2017

Nanomechanics to Host High-Speed Nanoindentation Webinar June 21: Leading nanomechanical technology provider will host educational webinar focused on high-speed nanoindentation and mechanical properties mapping June 12th, 2017

NanoNews-Digest
The latest news from around the world, FREE



  Premium Products
NanoNews-Custom
Only the news you want to read!
 Learn More
NanoTech-Transfer
University Technology Transfer & Patents
 Learn More
NanoStrategies
Full-service, expert consulting
 Learn More











ASP
Nanotechnology Now Featured Books




NNN

The Hunger Project