Nanotechnology Now

Our NanoNews Digest Sponsors

Heifer International

Wikipedia Affiliate Button

Home > Press > CEA-Leti to Highlight Developments in Lithography, FDSOI and 3D Integration at SEMICON Europa, Oct. 19-21 in Dresden

Abstract:
CEA-Leti will highlight its programs and recent developments in lithography, FDSOI and 3D design and integration at SEMICON Europa, Oct. 19-21 in Dresden, Germany.

Leti experts will be in Hall 4 - Booth 026.

CEA-Leti to Highlight Developments in Lithography, FDSOI and 3D Integration at SEMICON Europa, Oct. 19-21 in Dresden

Grenoble | Posted on October 13th, 2010

Lithography

Working with IBM, ST, Nikon, TSMC and other technology pioneers, CEA-Leti's Lithography Laboratory is developing production-oriented patterning for several generations of future semiconductor technology.

Lithography processes based on optical technology will likely not be effective beyond the 22nm node, and the most-discussed alternative, extreme ultraviolet, is still not ready for production after more than 15 years of development. Today, a cloud of uncertainty hangs over the semiconductor industry's ability to continue its historic progress to ever-smaller features.

Leti's Lithography Laboratory is addressing this challenge in several areas. The Imagine Program is cultivating maskless electron-beam lithographic approaches originally developed in Leti's ML2 maskless lithography program. Meanwhile, ongoing research into optical double-patterning techniques was applied to a spacer process for advanced logic chip production.

These efforts have placed Leti at the forefront of e-beam lithography, with one of the most advanced equipment sets in the world, including two shaped e-beam systems, two Gaussian-beam systems, and the alpha version of Mapper Lithography's multi-beam tool, which has the potential to bring huge boosts in productivity. The Lithography Laboratory also maintains a complete 193nm lithography capability, including data preparation and resist characterization.

FDSOI

Leti is focusing on the development of fully depleted silicon-on-insulator (FDSOI) technology, which potentially will enable fabrication of smaller, denser and faster integrated circuits.

FDSOI devices typically require a much thinner active silicon layer than standard complimentary metal-oxide semiconductor (CMOS) devices, while also enabling significantly reduced threshold voltage variability and enhanced speed/power tradeoff. These and other performance advantages suggest that FDSOI CMOS devices have the potential to be scaled down to the 10nm-technology node by tuning the buried-oxide and silicon-layer thicknesses.

Since pioneering SOI technology in the early 1990s, Leti has produced the most advanced research in FDSOI, assessing its key advantages for low-power, high-performance applications with several industrial partners.

Last year, Leti focused on developing 22nm FDSOI devices and models, while working locally with STMicroelectronics and the Soitec Group, as well as with IBM's semiconductor Joint Development Alliance in Albany, N.Y. In addition, Leti and CMP (Circuits Multi Projects®) launched an exploratory multi-project-wafer initiative based on FDSOI 20nm process, opening access to Leti's 300mm infrastructure to the design community.

3D

Leti is offering wafer-to-wafer 3D integration support for customers' prototype development.

Leti researchers have been developing 3D design and integration technologies for more than two decades. Today, more than 60 researchers across several laboratories are working on various ways to make electrical connections between integrated circuit layers and between vertically stacked computer chips.

Potential uses for 3D integration span the electronics spectrum, from 3D networks-on-a-chip to memory-on-logic stacking to silicon-board technologies that could eventually replace printed-circuit-board packaging. 3D-IC technology plays a key role in enabling cost-effective performance for the entire microelectronics industry.

Leti is developing technologies that enable even higher-density vertical interconnects and recently integrated high-density, fine-pitch TSVs into a 65nm technology process, with very encouraging preliminary results.

Leti also started new 300mm TSV production processes in 300mm clean room facilities through a major partnership with SPP Process Technology Systems (SPTS). Leti will inaugurate its 3D integration 300mm on Jan. 18, 2011.

####

For more information, please click here

Contacts:
Amélie Ravier
account executive


Loomis Group
www.loomisgroup.com
phone +33 (0)1 58 18 59 30

Copyright © CEA-Leti

If you have a comment, please Contact us.

Issuers of news releases, not 7th Wave, Inc. or Nanotechnology Now, are solely responsible for the accuracy of the content.

Bookmark:
Delicious Digg Newsvine Google Yahoo Reddit Magnoliacom Furl Facebook

Related News Press

News and information

Keeping electric car design on the right road: A closer look at the life-cycle impacts of lithium-ion batteries and proton exchange membrane fuel cells December 9th, 2016

Further improvement of qubit lifetime for quantum computers: New technique removes quasiparticles from superconducting quantum circuits December 9th, 2016

Chemical trickery corrals 'hyperactive' metal-oxide cluster December 8th, 2016

Scientists track chemical and structural evolution of catalytic nanoparticles in 3-D: Up-close, real-time, chemical-sensitive 3-D imaging offers clues for reducing cost/improving performance of catalysts for fuel-cell-powered vehicles and other applications December 8th, 2016

Chip Technology

Further improvement of qubit lifetime for quantum computers: New technique removes quasiparticles from superconducting quantum circuits December 9th, 2016

Chemical trickery corrals 'hyperactive' metal-oxide cluster December 8th, 2016

Leti IEDM 2016 Paper Clarifies Correlation between Endurance, Window Margin and Retention in RRAM for First Time: Paper Presented at IEDM 2016 Offers Ways to Reconcile High-cycling Requirements and Instability at High Temperatures in Resistive RAM December 6th, 2016

Tokyo Institute of Technology research: 3D solutions to energy savings in silicon power transistors December 6th, 2016

Nanoelectronics

Chemical trickery corrals 'hyperactive' metal-oxide cluster December 8th, 2016

Leti IEDM 2016 Paper Clarifies Correlation between Endurance, Window Margin and Retention in RRAM for First Time: Paper Presented at IEDM 2016 Offers Ways to Reconcile High-cycling Requirements and Instability at High Temperatures in Resistive RAM December 6th, 2016

Physicists decipher electronic properties of materials in work that may change transistors December 6th, 2016

Journal Nanotechnology Progress International (JONPI) Volume 6, issue 2 coming out soon! December 5th, 2016

Announcements

Keeping electric car design on the right road: A closer look at the life-cycle impacts of lithium-ion batteries and proton exchange membrane fuel cells December 9th, 2016

Further improvement of qubit lifetime for quantum computers: New technique removes quasiparticles from superconducting quantum circuits December 9th, 2016

Researchers peer into atom-sized tunnels in hunt for better battery: May improve lithium ion for larger devices, like cars December 8th, 2016

Scientists track chemical and structural evolution of catalytic nanoparticles in 3-D: Up-close, real-time, chemical-sensitive 3-D imaging offers clues for reducing cost/improving performance of catalysts for fuel-cell-powered vehicles and other applications December 8th, 2016

Events/Classes

Arrowhead Pharmaceuticals to Webcast Fiscal 2016 Year End Results December 7th, 2016

In IEDM 2016 Keynote, Leti CEO Says ‘Hyperconnectivity’, Human-focused Research and the IOT Promise Profound, Positive Changes December 7th, 2016

IEDM: Leti CEO Marie Semeria to Give Opening-day Keynote on Impact of ‘Hyperconnectivity’ and IoT: Speech to Portray Key Role Nonprofit Research and Technology Organizations Play in Making Technology More Efficient and Ensuring Safety and Security November 29th, 2016

Leti and Grenoble Partners Demonstrate World’s 1st Qubit Device Fabricated in CMOS Process: Paper by Leti, Inac and University of Grenoble Alpes Published in Nature Communications November 28th, 2016

Printing/Lithography/Inkjet/Inks/Bio-printing

Bumpy surfaces, graphene beat the heat in devices: Rice University theory shows way to enhance heat sinks in future microelectronics November 29th, 2016

Engineers develop new magnetic ink to print self-healing devices that heal in record time November 7th, 2016

Iran to hold intl. school on application of nanomaterials in medicine September 20th, 2016

Tailored probes for atomic force microscopes: 3-D laser lithography enhances microscope for studying nanostructures in biology and engineering/ publication in Applied Physics Letters August 11th, 2016

NanoNews-Digest
The latest news from around the world, FREE




  Premium Products
NanoNews-Custom
Only the news you want to read!
 Learn More
NanoTech-Transfer
University Technology Transfer & Patents
 Learn More
NanoStrategies
Full-service, expert consulting
 Learn More











ASP
Nanotechnology Now Featured Books




NNN

The Hunger Project