Nanotechnology Now

Our NanoNews Digest Sponsors

Heifer International

Wikipedia Affiliate Button

Home > Press > CEA-Leti Makes a R&D 20nm Fully Depleted SOI Process available through CMP

Abstract:
CEA-Leti and CMP (Circuits Multi Projets®) announced during the FDSOI Workshop at Tokyo University the launch of an Exploratory MPW (Multi Project Wafers) initiative based on FDSOI (Fully Depleted SOI) 20nm process, opening the access of its 300mm infrastructure to the design community. This MPW offer is partly supported by EUROSOI+ network that gathers the main European academic partners on SOI.

CEA-Leti Makes a R&D 20nm Fully Depleted SOI Process available through CMP

Grenoble and Tokyo | Posted on October 1st, 2010

"Leti has pioneered the SOI technology for years, leading track records in the most advanced research in FDSOI, assessing its key advantages for low power high performance applications with several industrial customers," said Laurent Malier, CEO of CEA-Leti. "It is time now to enlarge the diffusion of the FDSOI technology enabling test cases on 20nm process and beyond. This hit will change the game, breaking the wall of technology to give an open access to the R&D international design community and a unique opportunity to touch silicon with innovative designs."

"CMP is very proud to offer such a very advanced process to the community. Such a process will allow researchers and engineers to experiment with the benefits of SOI on an advanced technology node," said Bernard Courtois, head of CMP.

CEA-Leti has been involved with FDSOI R&D for a number of years and has developed internally both an advanced High-K/Metal Gate FDSOI process and a number of specific design and simulation tools based on industry-standard design-flow packages. FDSOI technology presents key advantages over conventional bulk technology for future nodes. The electrostatic integrity of the transistors is ensured by the thinness of the body without the need for extra litho steps, like in the case of FinFETs, or of channel doping. The consequence is a planar technology that exhibits at the same time excellent short channel behavior and significant improvement of the variability as shown in a number of recent papers.

The basis of the technology offer will be the following:

- CMOS transistors with an undoped channel and a silicon film thickness of 6nm

- High-k / Metal Gate stack

- Single threshold voltage (Vth) n- and pMOSFET with balanced Vth of ±0.4V

- Associated Design Kit, including SPICE model (Verilog-A language), model cards extracted from silicon data, p-cells, DRC, LVS, schematic, parasitics

- Design Kit documentation

The first run is scheduled to be launched in September 2011. All details will be available on the CMP website.

####

About CEA-Leti
CEA is a French research and technology public organisation, with activities in four main areas: energy, information technologies, healthcare technologies and defence and security. Within CEA, the Laboratory for Electronics & Information Technology (CEA-Leti) works with companies in order to increase their competitiveness through technological innovation and transfers. CEA-Leti is focused on micro and nanotechnologies and their applications, from wireless devices and systems, to biology and healthcare or photonics. Nanoelectronics and microsystems (MEMS) are at the core of its activities. As a major player in MINATEC campus, CEA-Leti operates 8,000-m” state-of-the-art clean rooms, on 24/7 mode, on 200mm and 300mm wafer standards. With 1,200 employees, CEA-Leti trains more than 150 Ph.D. students and hosts 200 assignees from partner companies. Strongly committed to the creation of value for the industry, CEA-Leti puts a strong emphasis on intellectual property and owns more than 1,500 patent families. 
For more information about Leti, please visit www.leti.fr.

About CMP
CMP is a broker in ICs and MEMS for prototyping and low volume production. Circuits are fabricated for Universities, Research Laboratories and Industrial Companies. Advanced industrial technologies are available in CMOS, BiCmos, SiGe BiCMOS and MEMS etc. CMP distributes and supports several CAD software tools for both Industrial Companies and Universities. Since 1981, more than 1000 institutions from 70 countries have been served, more than 6000 projects have been prototyped through 700 runs, and 56 different technologies have been interfaced.

For more information, visit: cmp.imag.fr

For more information, please click here

Contacts:
CEA-Leti
Thierry Bosc
+33 4 38 78 31 95


CMP
Kholdoun Torki
+33 4 76 57 47 63

Copyright © CEA-Leti

If you have a comment, please Contact us.

Issuers of news releases, not 7th Wave, Inc. or Nanotechnology Now, are solely responsible for the accuracy of the content.

Bookmark:
Delicious Digg Newsvine Google Yahoo Reddit Magnoliacom Furl Facebook

Related News Press

News and information

Rice U. chemists create 3-D printed graphene foam June 22nd, 2017

Tiny bubbles provide tremendous propulsion in new microparticles research-Ben-Gurion U. June 21st, 2017

Enhanced photocatalytic activity by Cu2O nanoparticles integrated H2Ti3O7 nanotubes June 21st, 2017

Researchers developed nanoparticle based contrast agent for dual modal imaging of cancer June 21st, 2017

Chip Technology

Alloying materials of different structures offers new tool for controlling properties June 19th, 2017

GLOBALFOUNDRIES®, ON Semiconductor Deliver the Industry’s Lowest Power Bluetooth® Low Energy SoC Family: 55nm LPx RF-enabled platform, with SST’s highly reliable embedded SuperFlash®, provides low power and cost for IoT and “Connected” Health and Wellness Devices June 19th, 2017

New prospects for universal memory -- high speed of RAM and the capacity of flash: Thin films created at MIPT could be the basis for future development of ReRAM June 17th, 2017

In a project funded by the Austrian Science Fund FWF, the physicist Serdar Sarıçiftçi investigates possible uses in electronics of the semiconductor properties of indigo pigment June 14th, 2017

Nanoelectronics

GLOBALFOUNDRIES on Track to Deliver Leading-Performance 7nm FinFET Technology: New 7LP technology offers 40 percent performance boost over 14nm FinFET June 13th, 2017

Seeing the invisible with a graphene-CMOS integrated device June 6th, 2017

IBM Research Alliance Builds New Transistor for 5nm Technology: Less than two years since announcing a 7nm test chip, scientists have achieved another breakthrough June 5th, 2017

Oddball enzyme provides easy path to synthetic biomaterials May 17th, 2017

Announcements

Rice U. chemists create 3-D printed graphene foam June 22nd, 2017

Tiny bubbles provide tremendous propulsion in new microparticles research-Ben-Gurion U. June 21st, 2017

Enhanced photocatalytic activity by Cu2O nanoparticles integrated H2Ti3O7 nanotubes June 21st, 2017

Researchers developed nanoparticle based contrast agent for dual modal imaging of cancer June 21st, 2017

Events/Classes

Leti’s Autonomous-Vehicle System Embedded in Infineon’s AURIX Platform: Leti’s Low-Power, Multi-Sensor System that Transforms Distance Data into Clear Information About the Driving Environment Will Be Demonstrated at ITS Meeting in Strasbourg, June 19-22 June 20th, 2017

Nanomechanics to Host High-Speed Nanoindentation Webinar June 21: Leading nanomechanical technology provider will host educational webinar focused on high-speed nanoindentation and mechanical properties mapping June 12th, 2017

Nanobiotix's promising data from Phase I/II head and neck cancer trial presented at ASCO June 5th, 2017

Nanomechanics, Inc. to Exhibit at the SEM Conference: Nanoindentation experts will attend and exhibit their instruments at the Conference and Exposition on Experimental and Applied Mechanics in Indianapolis May 25th, 2017

NanoNews-Digest
The latest news from around the world, FREE



  Premium Products
NanoNews-Custom
Only the news you want to read!
 Learn More
NanoTech-Transfer
University Technology Transfer & Patents
 Learn More
NanoStrategies
Full-service, expert consulting
 Learn More











ASP
Nanotechnology Now Featured Books




NNN

The Hunger Project