Nanotechnology Now

Our NanoNews Digest Sponsors





Heifer International

Wikipedia Affiliate Button


DHgate

Home > Press > CEA-Leti Makes a R&D 20nm Fully Depleted SOI Process available through CMP

Abstract:
CEA-Leti and CMP (Circuits Multi Projets®) announced during the FDSOI Workshop at Tokyo University the launch of an Exploratory MPW (Multi Project Wafers) initiative based on FDSOI (Fully Depleted SOI) 20nm process, opening the access of its 300mm infrastructure to the design community. This MPW offer is partly supported by EUROSOI+ network that gathers the main European academic partners on SOI.

CEA-Leti Makes a R&D 20nm Fully Depleted SOI Process available through CMP

Grenoble and Tokyo | Posted on October 1st, 2010

"Leti has pioneered the SOI technology for years, leading track records in the most advanced research in FDSOI, assessing its key advantages for low power high performance applications with several industrial customers," said Laurent Malier, CEO of CEA-Leti. "It is time now to enlarge the diffusion of the FDSOI technology enabling test cases on 20nm process and beyond. This hit will change the game, breaking the wall of technology to give an open access to the R&D international design community and a unique opportunity to touch silicon with innovative designs."

"CMP is very proud to offer such a very advanced process to the community. Such a process will allow researchers and engineers to experiment with the benefits of SOI on an advanced technology node," said Bernard Courtois, head of CMP.

CEA-Leti has been involved with FDSOI R&D for a number of years and has developed internally both an advanced High-K/Metal Gate FDSOI process and a number of specific design and simulation tools based on industry-standard design-flow packages. FDSOI technology presents key advantages over conventional bulk technology for future nodes. The electrostatic integrity of the transistors is ensured by the thinness of the body without the need for extra litho steps, like in the case of FinFETs, or of channel doping. The consequence is a planar technology that exhibits at the same time excellent short channel behavior and significant improvement of the variability as shown in a number of recent papers.

The basis of the technology offer will be the following:

- CMOS transistors with an undoped channel and a silicon film thickness of 6nm

- High-k / Metal Gate stack

- Single threshold voltage (Vth) n- and pMOSFET with balanced Vth of ±0.4V

- Associated Design Kit, including SPICE model (Verilog-A language), model cards extracted from silicon data, p-cells, DRC, LVS, schematic, parasitics

- Design Kit documentation

The first run is scheduled to be launched in September 2011. All details will be available on the CMP website.

####

About CEA-Leti
CEA is a French research and technology public organisation, with activities in four main areas: energy, information technologies, healthcare technologies and defence and security. Within CEA, the Laboratory for Electronics & Information Technology (CEA-Leti) works with companies in order to increase their competitiveness through technological innovation and transfers. CEA-Leti is focused on micro and nanotechnologies and their applications, from wireless devices and systems, to biology and healthcare or photonics. Nanoelectronics and microsystems (MEMS) are at the core of its activities. As a major player in MINATEC campus, CEA-Leti operates 8,000-m” state-of-the-art clean rooms, on 24/7 mode, on 200mm and 300mm wafer standards. With 1,200 employees, CEA-Leti trains more than 150 Ph.D. students and hosts 200 assignees from partner companies. Strongly committed to the creation of value for the industry, CEA-Leti puts a strong emphasis on intellectual property and owns more than 1,500 patent families. 
For more information about Leti, please visit www.leti.fr.

About CMP
CMP is a broker in ICs and MEMS for prototyping and low volume production. Circuits are fabricated for Universities, Research Laboratories and Industrial Companies. Advanced industrial technologies are available in CMOS, BiCmos, SiGe BiCMOS and MEMS etc. CMP distributes and supports several CAD software tools for both Industrial Companies and Universities. Since 1981, more than 1000 institutions from 70 countries have been served, more than 6000 projects have been prototyped through 700 runs, and 56 different technologies have been interfaced.

For more information, visit: cmp.imag.fr

For more information, please click here

Contacts:
CEA-Leti
Thierry Bosc
+33 4 38 78 31 95


CMP
Kholdoun Torki
+33 4 76 57 47 63

Copyright © CEA-Leti

If you have a comment, please Contact us.

Issuers of news releases, not 7th Wave, Inc. or Nanotechnology Now, are solely responsible for the accuracy of the content.

Bookmark:
Delicious Digg Newsvine Google Yahoo Reddit Magnoliacom Furl Facebook

Related News Press

News and information

Transparent, electrically conductive network of encapsulated silver nanowires: A novel electrode for optoelectronics August 1st, 2015

Harris & Harris Group Portfolio Company, HZO, Announces Partnerships with Dell and Motorola August 1st, 2015

Advances and Applications in Biosensing, Sensor Power, and Sensor R&D to be Covered at Sensors Global Summit August 1st, 2015

Kalam: versatility personified August 1st, 2015

Chip Technology

This could replace your silicon computer chips: A new semiconductor material made from black phosphorus may be a candidate to replace silicon in future tech July 30th, 2015

March 2016; 6th Int'l Conference on Nanostructures in Iran July 29th, 2015

Meet the high-performance single-molecule diode: Major milestone in molecular electronics scored by Berkeley Lab and Columbia University team July 29th, 2015

Short wavelength plasmons observed in nanotubes: Berkeley Lab researchers create Ludinger liquid plasmons in metallic SWNTs July 28th, 2015

Nanoelectronics

Superfast fluorescence sets new speed record: Plasmonic device has speed and efficiency to serve optical computers July 27th, 2015

Spintronics: Molecules stabilizing magnetism: Organic molecules fixing the magnetic orientation of a cobalt surface/ building block for a compact and low-cost storage technology/ publication in Nature Materials July 25th, 2015

ORNL researchers make scalable arrays of 'building blocks' for ultrathin electronics July 22nd, 2015

An easy, scalable and direct method for synthesizing graphene in silicon microelectronics: Korean researchers grow 4-inch diameter, high-quality, multi-layer graphene on desired silicon substrates, an important step for harnessing graphene in commercial silicon microelectronics July 21st, 2015

Announcements

Transparent, electrically conductive network of encapsulated silver nanowires: A novel electrode for optoelectronics August 1st, 2015

Harris & Harris Group Portfolio Company, HZO, Announces Partnerships with Dell and Motorola August 1st, 2015

Advances and Applications in Biosensing, Sensor Power, and Sensor R&D to be Covered at Sensors Global Summit August 1st, 2015

The National Space Society Pays Tribute to Dr. Kalam -- One Of Our Leading Lights Has Joined The Stars August 1st, 2015

Events/Classes

Advances and Applications in Biosensing, Sensor Power, and Sensor R&D to be Covered at Sensors Global Summit August 1st, 2015

Pakistani Students Who Survived Terror Attack to Attend Weeklong “NanoDiscovery Institute” at SUNY Poly CNSE in Albany July 29th, 2015

March 2016; 6th Int'l Conference on Nanostructures in Iran July 29th, 2015

Nanometrics Announces Upcoming Investor Events July 28th, 2015

NanoNews-Digest
The latest news from around the world, FREE



  Premium Products
NanoNews-Custom
Only the news you want to read!
 Learn More
NanoTech-Transfer
University Technology Transfer & Patents
 Learn More
NanoStrategies
Full-service, expert consulting
 Learn More











ASP
Nanotechnology Now Featured Books




NNN

The Hunger Project