- About Us
- Nano-Social Network
- Nano Consulting
- My Account
August 7th, 2010
Today's microchips, communications gear, and medical diagnostics are typically made by writing nanoscale patterns over large areas of silicon wafers and other high-tech materials. The process is either extremely expensive or painfully slow, however. Now scientists have come up with a hybrid approach that could offer researchers a way to craft prototype nanoscale devices quickly and cheaply, speeding up the already blistering pace of developments in the field.
Now a team led by Chad Mirkin, a chemist at Northwestern University in Evanston, Illinois, has combined near-field techniques with conventional photolithography to pattern large areas of silicon and other materials without an expensive fabrication facility. Mirkin's team previously pioneered a technique called polymer pen lithography, creating tiny plastic tips shaped like inverted pyramids, which use ink to write features onto a surface. Mirkin's new technique, called beam-pen lithography, uses similar tips made from a transparent polymer. The researchers coat all but the tips of their pyramids with a thin layer of gold. When they then shine light on the base of an array of pyramids, it passes through the polymer and out the tips onto a photosensitive layer atop a silicon surface.
|Related News Press|
News and information
Oxford Nanoimaging report on how the Nanoimager, a desktop microscope delivering single molecule, super-resolution performance, is being applied at the MRC Centre for Molecular Bacteriology & Infection November 22nd, 2016
New Agricultural Research Center Debuts at UCF October 12th, 2016
NUS researchers achieve major breakthrough in flexible electronics: New classes of printable electrically conducting polymer materials make better electrodes for plastic electronics and advanced semiconductor devices January 14th, 2017
Fast track control accelerates switching of quantum bits December 16th, 2016
GLOBALFOUNDRIES Demonstrates Industry-Leading 56Gbps Long-Reach SerDes on Advanced 14nm FinFET Process Technology: Proven ASIC IP solution will enable significant performance and power efficiency improvements for next-generation high-speed applications December 13th, 2016