Nanotechnology Now

Our NanoNews Digest Sponsors

Heifer International

Wikipedia Affiliate Button

android tablet pc

Home > Press > Imec reports breakthrough for next-generation vertical Flash memories

Figure Vertical Flash transistor: Program/erase characteristics on a vertical charge trap Flash cell with poly-Si substrate and corresponding cross-section
Figure Vertical Flash transistor: Program/erase characteristics on a vertical charge trap Flash cell with poly-Si substrate and corresponding cross-section

Imec realized a vertical Flash transistor with Si plug diameters down to 20nm. The associated vertical Flash platform paves the way to scale Flash memory to the next nodes. The vertical device concept features enhanced performance at lower voltages as well as reduced cost.

Imec reports breakthrough for next-generation vertical Flash memories

Belgium | Posted on June 22nd, 2010

Floating gate Flash memory has been scaling at a tremendous pace in recent years to arrive at a startling density of 32 gigabit (4 gigabyte) on a single die today, using 30nm technology and below. Drastic device concept changes are however required for future generations to cope with the scaling limits of today's floating gate technology. For example the electrostatic cell-to-cell interference and the low storage electron count are becoming major obstacles for further downscaling in the 20 and 10nm range.

Stacking cells in a vertical way on a chip, hence increasing the density per unit area by e.g. 8-16 for the same technology node, is a very promising approach to further push the cost down. Besides cost reduction, vertical stacking also improves the gate control and the field enhancement in the tunnel oxide because of the curvature of the gate-all-around structure. This leads to enhanced window and drive current even in the case of a poly-Si SONOS (silicon oxide nitride oxide silicon) device.

Imec designed a new process flow and all necessary test structures to optimize the vertical transistor flow. The process flow provides a gate layer and inter-gate isolation layers, which are etched all the way down to the Si (to form the so-called ‘plug'). Next, the ONO (oxide nitride oxide) memory gate stack is deposited on the sidewalls and the plug is filled with poly-Si which serves as the transistor substrate.
Plug opening, bottom junction as well as top junction profile and plug fill were found to be critical steps. Cylindrical cell structures have been obtained with Si diameters down to 20nm. A new process has been developed to allow the removal of the ONO stack at the bottom of the plug for source junction formation without damaging the tunnel oxide on the sidewalls.

Imec's vertical Flash transistor platform will be used to investigate the scalability of this concept for the generations corresponding to the planar 1x nodes. Further experiments will include the reduction of the cell diameter, the selection of the best ONO stack taking topography into account as well as alternative channel processing schemes.

These results were obtained in collaboration with imec's key partners in sub-22nm core CMOS research.


About imec
Imec is Europe’s largest independent research center in nanoelectronics and nano-technology. Its staff of more than 1,750 people includes over 550 industrial residents and guest researchers. Imec’s research is applied in better healthcare, smart electronics, sustainable energy, and safer transport.

For more information, please click here

Kapeldreef 75
B-3001 Leuven

Phone: +32 16 28 12 11
Fax: +32 16 22 94 00

Copyright © imec

If you have a comment, please Contact us.

Issuers of news releases, not 7th Wave, Inc. or Nanotechnology Now, are solely responsible for the accuracy of the content.

Delicious Digg Newsvine Google Yahoo Reddit Magnoliacom Furl Facebook

Related News Press

News and information

East China University of Science and Technology Purchases Nanonex Advanced Nanoimprint Tool NX-B200 July 30th, 2014

Watching Schrödinger's cat die (or come to life): Steering quantum evolution & using probes to conduct continuous error correction in quantum computers July 30th, 2014

From Narrow to Broad July 30th, 2014

FLAG-ERA and TNT2014 join efforts: Graphene Networking at its higher level in Barcelona: Encourage the participation in a joint transnational call July 30th, 2014

Display technology/LEDs/SS Lighting/OLEDs

Martini Tech Inc. becomes the exclusive distributor for Yoshioka Seiko Co. porous chucks for Europe and North America July 20th, 2014

Carbodeon enables 20 percent increase in polymer thermal filler conductivity with 0.03 wt.% nanodiamond additive at a lower cost than with traditional fillers: Improved materials and processes enable nanodiamond cost reductions of up to 70 percent for electronics and LED app July 9th, 2014

'Nano-pixels' promise thin, flexible, high resolution displays July 9th, 2014

Projecting a Three-Dimensional Future: TAU researchers develop holography technology that could change the way we view the world July 9th, 2014

Chip Technology

Nanometrics Reports Second Quarter 2014 Financial Results July 30th, 2014

A*STAR and industry form S$200M semiconductor R&D July 25th, 2014

A Crystal Wedding in the Nanocosmos July 23rd, 2014

Penn Study: Understanding Graphene’s Electrical Properties on an Atomic Level July 22nd, 2014

Memory Technology

Rice's silicon oxide memories catch manufacturers' eye: Use of porous silicon oxide reduces forming voltage, improves manufacturability July 10th, 2014

University of Illinois study advances limits for ultrafast nano-devices July 10th, 2014

Leti to Present Technological Platforms Targeting Industry’s Needs for the Future at Semicon West Workshop: Presentation at STS Session to Focus on Leti Advanced Lithography Programs for 1x Nodes and on Silicon Photonics at TechXPot June 25th, 2014

6TH CEA-LETI WORKSHOP ON INNOVATIVE MEMORY TECHNOLOGIES includes invited talks by Infineon, IBM, Schlumberger, Thales, Cisco and STMicroelectronics: June 24 Event to Explore NVM Application Horizons from Automotive to Oil & Gas: Responses from Innovative Technologies & Design June 12th, 2014


A*STAR and industry form S$200M semiconductor R&D July 25th, 2014

A Crystal Wedding in the Nanocosmos July 23rd, 2014

3-D nanostructure could benefit nanoelectronics, gas storage: Rice U. researchers predict functional advantages of 3-D boron nitride July 15th, 2014

IBM Announces $3 Billion Research Initiative to Tackle Chip Grand Challenges for Cloud and Big Data Systems: Scientists and engineers to push limits of silicon technology to 7 nanometers and below and create post-silicon future July 10th, 2014


University of Manchester selects Anasys AFM-IR for coatings and corrosion research July 30th, 2014

Nature inspires a greener way to make colorful plastics July 30th, 2014

Analytical solutions from Malvern Instruments support University of Wisconsin-Milwaukee researchers in understanding environmental effects of nanomaterials July 30th, 2014

FEI Unveils New Solutions for Faster Time-to-Analysis in Metals Research July 30th, 2014

The latest news from around the world, FREE

  Premium Products
Only the news you want to read!
 Learn More
University Technology Transfer & Patents
 Learn More
Full-service, expert consulting
 Learn More

Nanotechnology Now Featured Books


The Hunger Project

© Copyright 1999-2014 7th Wave, Inc. All Rights Reserved PRIVACY POLICY :: CONTACT US :: STATS :: SITE MAP :: ADVERTISE