Nanotechnology Now

Our NanoNews Digest Sponsors

Heifer International

Wikipedia Affiliate Button

Home > Press > Aiming to boost electronics performance, researchers capture images of sub-nano pore structures for the first time

Abstract:
Moore's law marches on: In the quest for faster and cheaper computers, scientists have imaged pore structures in insulation material at sub-nanometer scale for the first time. Understanding these structures could substantially enhance computer performance and power usage of integrated circuits, say Semiconductor Research Corporation (SRC) and Cornell University scientists.

Aiming to boost electronics performance, researchers capture images of sub-nano pore structures for the first time

Ithaca, NY | Posted on June 9th, 2010

To help maintain the ever-increasing power and performance benefits of semiconductors - like the speed and memory trend described in Moore's law - the industry has introduced very porous, low-dielectric constant materials to replace silicon dioxide as the insulator between nano-scaled copper wires. This has sped up the electrical signals sent along these copper wires inside a computer chip, and at the same time reduced power consumption.

"Knowing how many of the molecule-sized voids in the carefully-engineered Swiss cheese survive in an actual device will greatly affect future designs of integrated circuits," said David Muller, Cornell University professor of applied and engineering physics, and co-director of Kavli Institute for Nanoscale Science at Cornell. "The techniques we developed look deeply, as well as in and around the structures, to give a much clearer picture so complex processing and integration issues can be addressed."

The scientists understand that the detailed structure and connectivity of these nanopores have profound control on the mechanical strength, chemical stability and reliability of these dielectrics. With today's announcement, researches now have a nearly atomic understanding of the three-dimensional pore structures of low-k materials required to solve these problems.

Welcome to the atomic world: SRC and Cornell researchers were able to devise a method to obtain 3-D images of the pores using electron tomography, leverages imaging advances used for CT scans and MRIs in the medical field, says Scott List, director of interconnect and packaging sciences at SRC, at Research Triangle Park, N.C. "Sophisticated software extracts 3-D images from a series of 2-D images taken at multiple angles. A 2-D picture is worth a thousand words, but a 3-D image at near atomic resolution gives the semiconductor industry new insights into scaling low-k materials for several additional technology nodes."

A paper describing the technique, "Three-dimensional imaging of pore structures inside low-Í dielectrics," was published last week in Applied Physics Letters (June 2, 2010.) The authors were: Huolin Xin, graduate student in physics; Peter Ercius, a doctoral graduate in applied and engineering physics who is now a post-doctoral researcher at Lawrence Berkeley National Laboratory; Kevin Hughes, Cornell graduate student in chemical engineering; and James Engstrom, Cornell professor of chemical engineering and David Muller. Semiconductor Research Corporation funded the research.

####

For more information, please click here

Contacts:
607-255-6074

Copyright © Cornell University

If you have a comment, please Contact us.

Issuers of news releases, not 7th Wave, Inc. or Nanotechnology Now, are solely responsible for the accuracy of the content.

Bookmark:
Delicious Digg Newsvine Google Yahoo Reddit Magnoliacom Furl Facebook

Related News Press

News and information

X-ray photoelectron spectroscopy under real ambient pressure conditions June 28th, 2017

Nanometrics to Participate in the 9th Annual CEO Investor Summit 2017: Accredited investor and publishing research analyst event held concurrently with SEMICON West and Intersolar 2017 in San Francisco June 27th, 2017

NMRC, University of Nottingham chooses the Quorum Q150 coater for its reliable and reproducible film thickness when coating samples with iridium June 27th, 2017

Picosunís ALD solutions enable novel high-speed memories June 27th, 2017

Possible Futures

X-ray photoelectron spectroscopy under real ambient pressure conditions June 28th, 2017

Physicists make quantum leap in understanding life's nanoscale machinery June 27th, 2017

Atomic imperfections move quantum communication network closer to reality June 25th, 2017

Research accelerates quest for quicker, longer-lasting electronics: UC Riverside-led research makes topological insulators magnetic well above room temperatures June 25th, 2017

Academic/Education

Oxford Instruments congratulates Lancaster University for inaugurating the IsoLab, built for studying quantum systems June 20th, 2017

The 2017 Winners for Generation Nano June 8th, 2017

MIT Energy Initiative awards 10 seed fund grants for early-stage energy research May 4th, 2017

Bar-Ilan University to set up quantum research center May 1st, 2017

Chip Technology

Nanometrics to Participate in the 9th Annual CEO Investor Summit 2017: Accredited investor and publishing research analyst event held concurrently with SEMICON West and Intersolar 2017 in San Francisco June 27th, 2017

New TriboLab CMP Provides Cost-Effective Characterization of Chemical Mechanical Wafer Polishing Processes: Bruker Updates Industry-Standard CP-4 Platform for Most Flexible and Reliable Testing June 27th, 2017

Atomic imperfections move quantum communication network closer to reality June 25th, 2017

Research accelerates quest for quicker, longer-lasting electronics: UC Riverside-led research makes topological insulators magnetic well above room temperatures June 25th, 2017

Nanoelectronics

Research accelerates quest for quicker, longer-lasting electronics: UC Riverside-led research makes topological insulators magnetic well above room temperatures June 25th, 2017

GLOBALFOUNDRIES on Track to Deliver Leading-Performance 7nm FinFET Technology: New 7LP technology offers 40 percent performance boost over 14nm FinFET June 13th, 2017

Seeing the invisible with a graphene-CMOS integrated device June 6th, 2017

IBM Research Alliance Builds New Transistor for 5nm Technology: Less than two years since announcing a 7nm test chip, scientists have achieved another breakthrough June 5th, 2017

Announcements

X-ray photoelectron spectroscopy under real ambient pressure conditions June 28th, 2017

Nanometrics to Participate in the 9th Annual CEO Investor Summit 2017: Accredited investor and publishing research analyst event held concurrently with SEMICON West and Intersolar 2017 in San Francisco June 27th, 2017

NMRC, University of Nottingham chooses the Quorum Q150 coater for its reliable and reproducible film thickness when coating samples with iridium June 27th, 2017

Picosunís ALD solutions enable novel high-speed memories June 27th, 2017

NanoNews-Digest
The latest news from around the world, FREE



  Premium Products
NanoNews-Custom
Only the news you want to read!
 Learn More
NanoTech-Transfer
University Technology Transfer & Patents
 Learn More
NanoStrategies
Full-service, expert consulting
 Learn More











ASP
Nanotechnology Now Featured Books




NNN

The Hunger Project