Nanotechnology Now

Our NanoNews Digest Sponsors

Heifer International

Wikipedia Affiliate Button

Home > Press > SEMATECH Reports Synergistic Advances in New Materials and Process Innovation for Emerging Semiconductor Devices

Abstract:
To continue the industry's historical trend of performance scaling, SEMATECH experts reported on integrated approaches to CMOS logic and memory device technology and 3D TSV (through silicon via) manufacturing at the International Symposium on VLSI Technology, System and Applications (VLSI-TSA) on April 26-28, 2010.

SEMATECH Reports Synergistic Advances in New Materials and Process Innovation for Emerging Semiconductor Devices

Taiwan | Posted on May 1st, 2010

In a series of eight research papers, an international team of SEMATECH researchers addressed the various challenges and process solutions for extending advanced memory and logic technologies. The papers, selected from hundreds of submissions, outlined leading-edge research in areas such as high-k/metal gate (HKMG) materials, flash memory, and planar and non-planar CMOS technologies.

"The processes, materials, and device structures that will define next generations of CMOS and non-CMOS technologies, and how they function when combined as a module, is of critical importance to enhance functionality and performance in future generations of devices," said Raj Jammy, vice president of advanced technologies. "The research that was presented at VLSI-TSA demonstrates SEMATECH's leadership and innovative thinking in new materials, processes and concepts that enable CMOS scaling and pave the way for emerging technologies."

In one potentially industry-changing technology, Sitaram Arkalgud, director of SEMATECH's 3D interconnect program, described a via-mid approach to TSV technology on a 300mm platform. Arkalgud discussed process development, module integration and the overall manufacturability outlook for via-mid TSV, a front-end process which allows a reduction in the interconnect length as well as an increase in bandwidth between the stacked chips, resulting in lower power, higher performance, and increased device density.

Additionally, SEMATECH front end process technologists reported technical advances in the following areas:

* Exploring alternative high-k dielectrics to address challenges in gate-first and gate-last technology for the 28 nm node and beyond. SEMATECH reported a higher performance in a silicon germanium (SiGe) P-channel MOSFETs (pFET) when integrated into a dual channel single metal gate CMOS. In a gate-last approach, SEMATECH results showed a low temperature process that achieves the CMOS voltage target for both the N channel and the P channel suitable for 20 nm generation.
* Determining that the extremely high energy and spatial resolution of synchrotron X-ray photoemission spectroscopy (XPS) and extended X-ray absorption fine structure (EXAFS) techniques applied to advanced hafnium-based dielectric film systems have revealed subtle and significant chemical state and crystal phase transitions that give rise to the mechanisms responsible for improved device performance
* Identifying vacuum ultraviolet (VuV) reflectivity as an in-line metrology solution for characterizing sub-nm Al2O3 and La2O3 capping layers on advanced high-k film stacks
* Exploring the promise of FinFETs as candidates for continuing transistor scaling, even though measuring these devices presents challenges, particularly for understanding the dielectric interface, since the Si body on these devices is not available for probing. By changing from a transistor to a gated diode, SEMATECH determined that this problem can be avoided and robust, meaningful measurements can be obtained.
* Conducting a thorough study of TANOS structures that highlighted differences in how the degradation of program, erase, and retention modes are dominated by different mechanisms
* Through a systematic evaluation of the thermal budget dependence of the structure and property of III-V MOSFETs, demonstrating reduced external resistance with laser anneals - a critical building block for scaling III-V MOSFETs
* Describing experimental observations of a strained SiGe quantum well (QW) pMOSFET, showing that it is a promising candidate for CMOS technology at 22 nm node and beyond
* Highlighting the necessity of biaxial strain engineering to boost the performance of FinFETs through reducing parasitic resistance as the industry scales past the 22 nm node

The International Symposium on VLSI Technology, Systems and Applications (VLSI-TSA) is sponsored by the Institute of Electrical and Electronics Engineers, or IEEE, a leading professional association for the advancement of technology in association with Taiwan's Industrial Technology Research Institute (ITRI). VLSI-TSA is one of many industry forums SEMATECH uses to collaborate with scientists and engineers from corporations, universities and other research institutions, many of whom are research partners.

####

About SEMATECH
For 20 years, SEMATECH® (www.sematech.org), the international consortium of leading semiconductor manufacturers, has set global direction, enabled flexible collaboration, and bridged strategic R&D to manufacturing. Today, we continue accelerating the next technology revolution with our nanoelectronics and emerging technology partners.

For more information, please click here

Contacts:
Erica McGill
SEMATECH Media Relations
257 Fuller Road, Suite 2200
Albany, NY 12203
o: 518-649-1041
m: 518-487-8256

Copyright © SEMATECH

If you have a comment, please Contact us.

Issuers of news releases, not 7th Wave, Inc. or Nanotechnology Now, are solely responsible for the accuracy of the content.

Bookmark:
Delicious Digg Newsvine Google Yahoo Reddit Magnoliacom Furl Facebook

Related News Press

News and information

Arrowhead Receives Regulatory Clearance to Begin Phase 1 Study of ARO-AAT for Treatment of Alpha-1 Liver Disease February 22nd, 2018

MEMS chips get metatlenses: Combining metasurface lenses with MEMS technology could add high-speed scanning and enhance focusing capability of optical systems February 21st, 2018

Atomic structure of ultrasound material not what anyone expected February 21st, 2018

Oxford Instruments announces Dr Kate Ross as winner of the 2018 Lee Osheroff Richardson Science Prize for North and South America February 20th, 2018

Chip Technology

Photonic chip guides single photons, even when there are bends in the road February 16th, 2018

Graphene on toast, anyone? Rice University scientists create patterned graphene onto food, paper, cloth, cardboard February 13th, 2018

Liquid crystal molecules form nano rings: Quantized self-assembly enables design of materials with novel properties February 7th, 2018

Nanometrics Selected for Fab-Wide Process Control Metrology by Domestic China 3D-NAND Manufacturer: Latest Fab Win Includes Comprehensive Suite for Substrate, Thin Film and Critical Dimension Metrology February 7th, 2018

Memory Technology

New method enables high-resolution measurements of magnetism February 7th, 2018

Quantum cocktail provides insights on memory control: Experiments based on atoms in a shaken artificial crystal offer insight that might help in the development of future data-storage devices January 26th, 2018

Thanks for the memory: NIST takes a deep look at memristors January 20th, 2018

Ultra-thin memory storage device paves way for more powerful computing January 17th, 2018

Nanoelectronics

Graphene on toast, anyone? Rice University scientists create patterned graphene onto food, paper, cloth, cardboard February 13th, 2018

Vanadium dioxyde: A revolutionary material for tomorrow's electronics: Phase-chance switch can now be performed at higher temperatures February 5th, 2018

Measuring the temperature of two-dimensional materials at the atomic level February 3rd, 2018

Viewing atomic structures of dopant atoms in 3-D relating to electrical activity in a semiconductor December 28th, 2017

Announcements

Arrowhead Receives Regulatory Clearance to Begin Phase 1 Study of ARO-AAT for Treatment of Alpha-1 Liver Disease February 22nd, 2018

MEMS chips get metatlenses: Combining metasurface lenses with MEMS technology could add high-speed scanning and enhance focusing capability of optical systems February 21st, 2018

Atomic structure of ultrasound material not what anyone expected February 21st, 2018

Oxford Instruments announces Dr Kate Ross as winner of the 2018 Lee Osheroff Richardson Science Prize for North and South America February 20th, 2018

Interviews/Book Reviews/Essays/Reports/Podcasts/Journals/White papers

MEMS chips get metatlenses: Combining metasurface lenses with MEMS technology could add high-speed scanning and enhance focusing capability of optical systems February 21st, 2018

Atomic structure of ultrasound material not what anyone expected February 21st, 2018

Computers aid discovery of new, inexpensive material to make LEDs with high color quality February 20th, 2018

Photonic chip guides single photons, even when there are bends in the road February 16th, 2018

NanoNews-Digest
The latest news from around the world, FREE



  Premium Products
NanoNews-Custom
Only the news you want to read!
 Learn More
NanoStrategies
Full-service, expert consulting
 Learn More











ASP
Nanotechnology Now Featured Books




NNN

The Hunger Project