Home > Press > SEMATECH Reports Major Advances in EUV Resist Development
Abstract:
SEMATECH engineers and resist suppliers demonstrate
CAR platforms that support 22 nm introduction
SEMATECH Reports Major Advances in EUV Resist Development
Albany, NY and Austin, TX | Posted on August 12th, 2008
SEMATECH engineers, working closely with researchers from major resist suppliers, have demonstrated chemically amplified EUV resist (CAR) platforms that support 22 nm half-pitch resolution and are close to resolving sub 20 nm half-pitch features. These significant advances are critical in moving forward the infrastructure that will prepare extreme ultraviolet lithography (EUVL) for high volume manufacturing at 22 nm half-pitch.
Resist suppliers and SEMATECH evaluated resist platforms with results demonstrating 22 nm half-pitch resolution, favorable photospeed (15 mJ/ cm2) and line width roughness (LWR) with 5-6 nm. Although LWR is still higher than the International Technology Roadmap for Semiconductors specification, it is expected that resist post processing and etch processes are likely to bring down LWR to a value that is acceptable on the device level for early adopters in DRAM and/or Flash applications.
"These results mark a cornerstone in the development of EUV lithography. They represent the first real 22 nm resist data, building confidence for EUV as a viable technology for 22 nm half-pitch lithography," said John Warlaumont, vice president of advanced technology at SEMATECH. "Partnering with resist suppliers to accelerate resist cycles of learning has been critical to bringing EUV resist readiness to this point, where EUV resists can now support 22 nm half-pitch imaging. The combination of SEMATECH and resist supplier expertise has been an indispensable asset in conducting this important advanced research."
Over the past year, significant advances in EUV resists have been enabled by SEMATECH's EUV Resist Test Center (RTC) in Albany, NY, through its two micro-exposure tools (METs) located at the University at Albany's College of Nanoscale Science and Engineering and University of California at Berkeley. SEMATECH's METs have been critical in helping the industry break the 35 nm half-pitch resolution barrier in 2006. Through SEMATECH's EUV resist development program, engineers and resist suppliers subsequently made significant progress to improve resist resolution down to 26-28 nm half-pitch; now they have demonstrated 22 nm half-pitch resolution.
Chawon Koh, SEMATECH's EUV resist process engineer and resist expert leading the joint evaluation of resist platforms with resist suppliers, commented, "This achievement was deemed to be impossible by leading resist experts only a few years ago. Resist suppliers have made excellent progress in improving EUV resist resolution, thanks to access to the METs which provide the highest resolution available worldwide among EUV optical imaging systems."
"The focus of SEMATECH's EUV resist development program is to engineer current CAR platforms to realize 22 nm high pitch introduction and provide a fundamental understanding of EUV resist exposure mechanisms to develop new platforms," said Stefan Wurm, program manager, EUV at SEMATECH. "We believe this two-pronged approach will drive resist development to the highest level and support EUVL introduction."
####
About SEMATECH
For 20 years, SEMATECH® (www.sematech.org) has set global direction, enabled flexible collaboration, and bridged strategic R&D to manufacturing. Today, we continue accelerating the next technology revolution with our nanoelectronics and emerging technology partners.
For more information, please click here
Contacts:
Erica McGill
SEMATECH | Media Relations
255 Fuller Road | Albany, NY | 12203
o: 518-956-7446 | m: 518-487-8256
Copyright © SEMATECH
If you have a comment, please
Contact us.
Issuers of news releases, not 7th Wave, Inc. or Nanotechnology Now, are solely responsible for the accuracy of the content.
Bookmark:
News and information
How do cold ions slide May 24th, 2013
Heinrich Rohrer dies at 79; a father of nanotechnology: With IBM colleague Gerd Binnig, Rohrer invented the scanning tunneling microscope, which can show individual atoms on a surface and move them around May 23rd, 2013
Gold nanocrystal vibration captured on billion-frames-per-second film May 23rd, 2013
Glowing Plant Releases Maker Kit, Enabling Anyone to Make a Glowing Plant at Home: Glowing Plant seeks funds via crowdfunding and raises almost $400,000 May 23rd, 2013
Chip Technology
Researchers Stitch Defects into the World’s Thinnest Semiconductor May 22nd, 2013
Whirlpools on the Nanoscale Could Multiply Magnetic Memory: At the Advanced Light Source, Berkeley Lab scientists join an international team to control spin orientation in magnetic nanodisks May 22nd, 2013
Imec and GLOBALFOUNDRIES collaborate to advance high-density memory technology: STT-MRAM offers enhanced performance and scalability for embedded and standalone applications May 21st, 2013
Penn engineers' nanoantennas improve infrared sensing May 20th, 2013
Announcements
How do cold ions slide May 24th, 2013
Heinrich Rohrer dies at 79; a father of nanotechnology: With IBM colleague Gerd Binnig, Rohrer invented the scanning tunneling microscope, which can show individual atoms on a surface and move them around May 23rd, 2013
Gold nanocrystal vibration captured on billion-frames-per-second film May 23rd, 2013
Glowing Plant Releases Maker Kit, Enabling Anyone to Make a Glowing Plant at Home: Glowing Plant seeks funds via crowdfunding and raises almost $400,000 May 23rd, 2013
Alliances/Partnerships/Distributorships
Imec and GLOBALFOUNDRIES collaborate to advance high-density memory technology: STT-MRAM offers enhanced performance and scalability for embedded and standalone applications May 21st, 2013
NIA Public Briefing: Nanotechnology and the Council of Europe May 17th, 2013
Imec and Renesas collaborate on ultra-low power short range radios: Collaboration will develop robust wireless solutions for future electronics May 16th, 2013
HELIOS Program Develops Complete Supply Chain for Integrating Photonics with CMOS Circuit via IC Fabrication Processes May 14th, 2013