Home > Press > Technologists Assess 3D Interconnect Technologies and Equipment Readiness at SEMATECH Workshop during SEMICON West
Abstract:
A host of industry experts involved in the development and implementation of 3D interconnect technology gathered at a SEMATECH-led workshop to explore equipment challenges for 3D interconnect, comparing application requirements to those proposed by the International Technology Roadmap for Semiconductors (ITRS).
Technologists Assess 3D Interconnect Technologies and Equipment Readiness at SEMATECH Workshop during SEMICON West
Albany, NY | Posted on July 22nd, 2008
The workshop entitled "Equipment Challenges for 3D Interconnect," conducted on July 16th during SEMICON West, attracted approximately 70 IC manufacturers, equipment suppliers and industry experts. The goals of the workshop were to explore the challenges for making wafer processing equipment capable for 3D interconnects.
Presentations were given by technologists representing Qualcomm, EV Group, Accretech, Suss MicroTec, Sonix, NEXX Systems, and Applied Materials. Presenters focused on highlighting cost and performance challenges for the technology's viability, affordability, and schedule, including topics such as 3D lithography, wafer bonding/aligning, wafer polishing/grinding, 300mm bonded wafer metrology, 300mm wafer copper plating and 300mm wafer thru silicon via (TSV) integration.
"We are extremely encouraged that such high caliber companies and individuals participated in the event," said Sitaram Arkalgud, SEMATECH's 3D director. "Through SEMATECH's 3D Interconnect program and workshops such as this, attendees can compare progress and develop an assessment on integration approaches, process architectures, and tool sets that will make 3D-TSV commercially viable."
The 2007 ITRS roadmap forecasts high density TSV pitches ranging from approximately 4.5 microns in 2008 to approximately 2.5 microns in 2012. Through a panel discussion, the workshop provided extensive readiness assessments of 3D roadmaps and standards that are currently driving industry-wide initiatives. Specifically, although integrated device manufacturing participants acknowledged the ITRS density targets are aggressive, the equipment suppliers were generally positive about their ability to achieve these goals.
Andrew Rudack, SEMATECH's 3D equipment process engineer and workshop chair said, "We must have the 3D tooling infrastructure available, and address the equipment concerns that have to be resolved before volume manufacturing can take place."
SEMATECH's 3D Interconnect program was established to drive the semiconductor industry's most comprehensive investigation of the potentials of 3D interconnects using TSV. In effort to explore the different 3D options, including wafer-to-wafer and die-to-wafer integration, SEMATECH hosts a variety of forums and projects to help define and map 3D technology options, develop unit processes and metrology, and ultimately demonstrate 3D's manufacturability and reliability. To learn more about SEMATECH's 3D interconnect program and its upcoming meetings, please visit www.sematech.org/research/3D/index.htm.
####
About SEMATECH
For 20 years, SEMATECH® (www.sematech.org) has set global direction, enabled flexible collaboration, and bridged strategic R&D to manufacturing. Today, we continue accelerating the next technology revolution with our nanoelectronics and emerging technology partners.
For more information, please click here
Contacts:
SEMATECH
Erica McGill
518-956-7446
Copyright © Business Wire 2008
If you have a comment, please
Contact us.
Issuers of news releases, not 7th Wave, Inc. or Nanotechnology Now, are solely responsible for the accuracy of the content.
Bookmark:
Chip Technology
Penn engineers' nanoantennas improve infrared sensing May 20th, 2013
UC Riverside scientists discovering new uses for tiny carbon nanotubes: Adding ionic liquid to nanotube films could build smaller gadgets, and create more cost effective 'Smart Windows' that darken in bright sun May 15th, 2013
Nanometrics Announces Upcoming Investor Events May 14th, 2013
HELIOS Program Develops Complete Supply Chain for Integrating Photonics with CMOS Circuit via IC Fabrication Processes May 14th, 2013
Announcements
Competition in the Quantum World May 20th, 2013
Elsevier Business Intelligence (EBI) to Host 'IN3 Medical Device 360 Boston,' June 24-26, 2013 May 20th, 2013
Penn engineers' nanoantennas improve infrared sensing May 20th, 2013
Researchers Perform Fastest Measurements Ever Made of Ion Channel Proteins May 20th, 2013
Tools
Penn engineers' nanoantennas improve infrared sensing May 20th, 2013
Kinks and curves at the nanoscale: New research shows 'perfect twin boundaries' are not so perfect May 20th, 2013
NanoInk, Inc. Assets To Be Sold May 18th, 2013
Beautiful "flowers" self-assemble in a beaker: Elaborate nanostructures blossom from a chemical reaction perfected at Harvard May 17th, 2013
Events/Classes
Elsevier Business Intelligence (EBI) to Host 'IN3 Medical Device 360 Boston,' June 24-26, 2013 May 20th, 2013
Interactive Printed Products – New Applications Enabled by Organic and Printed Electronics May 16th, 2013
INSCX™ exchange to present a nanotechnology-based Emission Reduction Programme, Ankara, Turkey, June 2013 May 14th, 2013
VDMA: New “Photonics Industry Report 2013” presented May 14th, 2013