Nanotechnology Now

Our NanoNews Digest Sponsors



Heifer International

Wikipedia Affiliate Button


android tablet pc

Home > Press > SEMATECH Announces Speaker Lineup for SEMICON West

Abstract:
Experts' Keynotes to Highlight Industry Trends, Technical and Manufacturing Solutions

SEMATECH Announces Speaker Lineup for SEMICON West

Austin, TX | Posted on July 8th, 2008

SEMATECH's thought leaders and technical experts will be on hand during SEMICON West, July 15-17, 2008, to discuss technical and manufacturing solutions that will enable continued progress in device scaling.

SEMATECH President and CEO Dr. Michael Polcari said, "Throughout the week, the semiconductor community will have the opportunity to hear our technology experts address the industry's most critical challenges and provide unprecedented access to the information needed to guide implementation of strategies and best practices."

The lineup includes an appearance by John Warlaumont, SEMATECH's vice president of advanced technology, as a keynote speaker at JEMI France and SEMI's co-organized seminar on "Strategic Research Alliances." Warlaumont will join four other executives in addressing the importance of collaborative research alliances in the semiconductor and related industries during a technical session beginning at 10:30 a.m. Tuesday, July 15 in the Golden Gate (A2) Conference Room of the San Francisco Marriott.

Additionally, four expert technologists representing SEMATECH and its subsidiary International SEMATECH Manufacturing Initiative (ISMI) will appear on the Device Scaling TechXPOT Stage. Their talks, which will cover front-end scaling, enhanced fab productivity, extreme ultraviolet lithography, e-manufacturing, and nanoscale metrology—are detailed below.

"CMOS Scaling for High-Mobility Channels"
Prashant Majhi, Front End Processes program manager for CMOS Scaling, SEMATECH
10:50 a.m. Tuesday, July 15

Majhi will address trends in CMOS scaling and the impact of key process elements on performance—including increasing reliance on new materials and architectures, the development of non-planar alternatives, and the need to reduce operating voltages—and how these trends can be addressed through heterogeneous integration and system level improvements.

"The Green Fab Challenge: Going Clean, Going Green"
10:50 a.m. Wednesday, July 16
James Beasley, Environmental Safety and Health technology manager,
ISMI

Beasley will discuss ISMI efforts to produce a standard methodology and approach for evaluating and certifying semiconductor facility environmental performance based on the U.S. Green Building Council's Leadership in Energy and Environmental Design (LEED) Green Building rating system.

"Metrology Readiness for the 45-32nm Nodes"
Benjamin Bunday, Project Manager of CD Metrology and Senior Member Technical Staff, ISMI
11:10 a.m. Wednesday, July 16

Bunday will highlight the status of CD, overlay, thin film and defect metrology equipment for future manufacturing, and will present high-level results from ISMI's Metrology program as compared to the specified requirements from the ITRS.

"3D Device Issues at 22nm Node and Beyond"
Rusty Harris, Front End Processes project manager for non-planar CMOS, SEMATECH
3:50 p.m. Wednesday, July 16

Harris will explore several key requirements for making 3D devices a reality and will look ahead at the future of 3D devices.

####

About SEMATECH
For 20 years, SEMATECH® (www.sematech.org) has set global direction, enabled flexible collaboration, and bridged strategic R&D to manufacturing. Today, we continue accelerating the next technology revolution with our nanoelectronics and emerging technology partners.

For more information, please click here

Contacts:
SEMATECH
Erica McGill
518-956-7446

Copyright © Business Wire 2008

If you have a comment, please Contact us.

Issuers of news releases, not 7th Wave, Inc. or Nanotechnology Now, are solely responsible for the accuracy of the content.

Bookmark:
Delicious Digg Newsvine Google Yahoo Reddit Magnoliacom Furl Facebook

Related News Press

News and information

Scientists reveal breakthrough in optical fiber communications December 21st, 2014

Atom-thick CCD could capture images: Rice University scientists develop two-dimensional, light-sensitive material December 20th, 2014

Oregon researchers glimpse pathway of sunlight to electricity: Collaboration with Lund University uses modified UO spectroscopy equipment to study 'maze' of connections in photoactive quantum dots December 19th, 2014

Instant-start computers possible with new breakthrough December 19th, 2014

Chip Technology

Instant-start computers possible with new breakthrough December 19th, 2014

Switching to spintronics: Berkeley Lab reports on electric field switching of ferromagnetism at room temp December 17th, 2014

Pb islands in a sea of graphene magnetise the material of the future December 16th, 2014

Stanford team combines logic, memory to build a 'high-rise' chip: Today circuit cards are laid out like single-story towns; Futuristic architecture builds layers of logic and memory into skyscraper chips that would be smaller, faster, cheaper -- and taller December 15th, 2014

Announcements

Scientists reveal breakthrough in optical fiber communications December 21st, 2014

Atom-thick CCD could capture images: Rice University scientists develop two-dimensional, light-sensitive material December 20th, 2014

Oregon researchers glimpse pathway of sunlight to electricity: Collaboration with Lund University uses modified UO spectroscopy equipment to study 'maze' of connections in photoactive quantum dots December 19th, 2014

Instant-start computers possible with new breakthrough December 19th, 2014

Events/Classes

Bruker Introduces BioScope Resolve High-Resolution BioAFM System: Featuring PeakForce Tapping for Quantitative Bio-Mechanical Property Mapping December 16th, 2014

TCL Launches World’s Most Advanced TV in the World’s Largest Market: New Quantum Dot TVs with Color IQ™ Optics Deliver OLED-Quality Color at a Fraction of the Price December 15th, 2014

Stanford team combines logic, memory to build a 'high-rise' chip: Today circuit cards are laid out like single-story towns; Futuristic architecture builds layers of logic and memory into skyscraper chips that would be smaller, faster, cheaper -- and taller December 15th, 2014

PETA science consortium to present at Society for Risk Analysis meeting December 10th, 2014

NanoNews-Digest
The latest news from around the world, FREE




  Premium Products
NanoNews-Custom
Only the news you want to read!
 Learn More
NanoTech-Transfer
University Technology Transfer & Patents
 Learn More
NanoStrategies
Full-service, expert consulting
 Learn More










ASP
Nanotechnology Now Featured Books




NNN

The Hunger Project







© Copyright 1999-2014 7th Wave, Inc. All Rights Reserved PRIVACY POLICY :: CONTACT US :: STATS :: SITE MAP :: ADVERTISE