Nanotechnology Now

Our NanoNews Digest Sponsors

Heifer International

Wikipedia Affiliate Button

Home > Press > Engineers demonstrate nanotube wires operating at speed of commercial chips

Abstract:
Integrated circuits, such as the silicon chips inside all modern electronics, are only as good as their wiring, but copper conduits are approaching physical performance limitations as they get thinner. Chipmakers have hoped that carbon "nanotubes" would allow them to continue using thinner wiring as they pack more devices into chips, but no one had demonstrated nanotube wires working on a conventional silicon chip. In a paper published online today by the journal Nano Letters, electrical engineers at Stanford University and Toshiba report using nanotubes to wire a silicon chip operating at speeds comparable to those of commercially available processors and memory.

Engineers demonstrate nanotube wires operating at speed of commercial chips

Palo Alto, CA | Posted on February 15th, 2008

"This is the first time anyone has been able to show digital signals going through nanotubes at 1 gigahertz [a billion times a second]," said H.-S. Philip Wong, a professor of electrical engineering at Stanford and a co-author of the report. "There had been a lot of expectations that nanotubes could do this, but no experimental proof so far."

At stake is the continuation of the famous Moore's Law, which calls for doubling the number of transistors on a chip every two years. The increase in transistors correlates strongly with greater computing power but also requires thinner and thinner wiring. The advance reported by the Stanford and Toshiba team shows that nanotubes are capable not only of connecting transistors at industrially relevant speed but of doing so in real circuits that use materials, designs and manufacturing processes compatible with those that chipmakers use today, added Gael Close, an electrical engineering doctoral student and the paper's lead author.

Joining Close and Wong in the research were Shinichi Yasuda and Shinobu Fujita of Toshiba's Advanced Semiconductor Laboratory in Japan and Bipul Paul of Toshiba America Research in San Jose.

The silicon chip Close and his collaborators built is an array of 256 circuits called "ring oscillators," which are industry-standard circuits for testing the speed of chips. Including other control circuitry that allowed for selectively operating each of the 256 oscillators, the chip comprised a total of 11,000 transistors in an area one hundredth of a square inch.

When designing the chip, Close, Wong and the Toshiba researchers purposely left one wire of each oscillator unconnected so the circuit is not completely wired up. After the semiconductor foundry TSMC made the chip, Close then engaged in a few more fabrication steps at the Stanford Nanofabrication Facility to complete the missing connections with the nanotubes. Each nanotube measured between 50 and 100 nanometers (billionths of a meter) in diameter and about 5 millionths of a meter in length.

The nanotubes, purchased from a commercial vendor, were "metallic" in that they were synthesized for maximum electrical conductivity.

The quality of the nanotubes and their connections varied widely, but in the end 19 of the ring oscillators were successfully connected. The nanotubes rested directly above the transistors they were connecting, minimizing electrical capacitance and allowing for the transmission of zeroes and ones at 1.02 gigahertz, or billions of times a second, in the best case. In 16 of the 19 good connections, the oscillators ran at speeds better than 800 megahertz, or millions of cycles a second.

The processors in personal computers currently on the market run at speeds between 2 and 3 gigahertz. The processor in an iPhone reportedly runs at about 700 megahertz.

Consumers should not expect the research to mean that they'll be putting nanotubes in their pockets next year, the researchers cautioned. Many improvements are needed for nanotube wiring to enter commercial use, Wong said, including more consistent nanotube purity and size, and more reliably made connections. The nanotubes in Close's chip were about the same size as the copper wires used today. Transmission of even higher-frequency signals in even thinner nanotubes will require improvements in both nanotube quality and circuit design.

But Wong and Close both said the research provides the most definitive confirmation to date that nanotubes can be the heir apparent to copper that the industry needs.

"This is a significant step but it is still very much at the proof of concept level," Close said. "The industry has been waiting for this kind of a demonstration to really move forward."

In addition to Toshiba, support for the research came from the semiconductor industry's Interconnect Focus Center, one of five research centers funded under the Focus Center Research Program, which is a Semiconductor Research Corporation program; and Close's Intel Graduate Fellowship.

David Orenstein is the communications and public relations manager at the Stanford School of Engineering.

####

For more information, please click here

Contacts:

Stanford News Service
425 Santa Teresa St.
Stanford, CA 94305-2245

(650) 723-2558 (main number)
(650) 725-0247 (fax)

Copyright © Stanford University

If you have a comment, please Contact us.

Issuers of news releases, not 7th Wave, Inc. or Nanotechnology Now, are solely responsible for the accuracy of the content.

Bookmark:
Delicious Digg Newsvine Google Yahoo Reddit Magnoliacom Furl Facebook

Related News Press

News and information

Fewer defects from a 2-D approach August 15th, 2017

Scientists from the University of Manchester and Diamond Light Source work with Deben to develop and test a new compression stage to study irradiated graphite at elevated temperatures August 15th, 2017

Oxford Instruments Plasma Technology announces a new partner in Korea August 15th, 2017

2-faced 2-D material is a first at Rice: Rice University materials scientists create flat sandwich of sulfur, molybdenum and selenium August 14th, 2017

Chip Technology

Surprise discovery in the search for energy efficient information storage August 10th, 2017

GLOBALFOUNDRIES Demonstrates 2.5D High-Bandwidth Memory Solution for Data Center, Networking, and Cloud Applications: Solution leverages 2.5D packaging with low-latency, high-bandwidth memory PHY built on FX-14™ ASIC design system August 9th, 2017

Nanometrics Announces Upcoming Investor Events August 3rd, 2017

GLOBALFOUNDRIES, Silicon Mobility Deliver the Industry’s First Automotive FPCU to Boost Performance for Hybrid and Electric Vehicles: Silicon Mobility and GF’s 55nm LPx -enabled platform, with SST’s highly-reliable SuperFlash® memory technology, boosts automotive performance, ene August 3rd, 2017

Nanoelectronics

GLOBALFOUNDRIES Demonstrates 2.5D High-Bandwidth Memory Solution for Data Center, Networking, and Cloud Applications: Solution leverages 2.5D packaging with low-latency, high-bandwidth memory PHY built on FX-14™ ASIC design system August 9th, 2017

GLOBALFOUNDRIES, Silicon Mobility Deliver the Industry’s First Automotive FPCU to Boost Performance for Hybrid and Electric Vehicles: Silicon Mobility and GF’s 55nm LPx -enabled platform, with SST’s highly-reliable SuperFlash® memory technology, boosts automotive performance, ene August 3rd, 2017

Scientists discover new magnet with nearly massless charge carriers July 29th, 2017

Atomic discovery opens door to greener, faster, smaller electronic circuitry: Scientists find way to correct communication pathways in silicon chips, making them perfect July 27th, 2017

Discoveries

Fewer defects from a 2-D approach August 15th, 2017

Scientists from the University of Manchester and Diamond Light Source work with Deben to develop and test a new compression stage to study irradiated graphite at elevated temperatures August 15th, 2017

2-faced 2-D material is a first at Rice: Rice University materials scientists create flat sandwich of sulfur, molybdenum and selenium August 14th, 2017

Engineers pioneer platinum shell formation process – and achieve first-ever observation August 11th, 2017

Announcements

Fewer defects from a 2-D approach August 15th, 2017

Scientists from the University of Manchester and Diamond Light Source work with Deben to develop and test a new compression stage to study irradiated graphite at elevated temperatures August 15th, 2017

Oxford Instruments Plasma Technology announces a new partner in Korea August 15th, 2017

2-faced 2-D material is a first at Rice: Rice University materials scientists create flat sandwich of sulfur, molybdenum and selenium August 14th, 2017

NanoNews-Digest
The latest news from around the world, FREE



  Premium Products
NanoNews-Custom
Only the news you want to read!
 Learn More
NanoTech-Transfer
University Technology Transfer & Patents
 Learn More
NanoStrategies
Full-service, expert consulting
 Learn More











ASP
Nanotechnology Now Featured Books




NNN

The Hunger Project