Nanotechnology Now

Our NanoNews Digest Sponsors


Heifer International

Wikipedia Affiliate Button


DHgate

Home > Press > Altos and Cadence Jointly Qualify Statistical Timing Models for 45 and 65 Nanometer Processes

Abstract:
Altos Variety Characterization Tool Qualified to Generate S-ECSM Libraries for Cadence Encounter Timing System GXL and SoC Encounter System GXL

Altos and Cadence Jointly Qualify Statistical Timing Models for 45 and 65 Nanometer Processes

SAN JOSE, CA | Posted on October 1st, 2007

Altos Design Automation Inc. and Cadence Design Systems, Inc. today announced that they have qualified 45nm and 65nm statistical static timing analysis (SSTA) models generated by Altos Varietytm in S-ECSM format for use with the new statistical timing analysis technology in the Cadence® Encounter® Timing System and SoC Encounter™ RTL to GDSII system.

The collaborative effort between Cadence and Altos involved the creation and validation of SSTA models by comparing a large number of paths reported by the Encounter Timing System, using cell models created by Varietytm against SPICE-level Monte Carlo simulations. The test structures used to qualify the flow came from a number of different customers using different foundries. This collaborative effort was facilitated through the Cadence Connections® program.

Both the 45nm and 65nm models were validated, as well as inter-cell systematic variations and intra-cell random variations. This joint effort provides a critical element in the statistical design flow that gives designers much more accurate modeling of both on- and off-chip process variations. Without accurate variation models, designers resort to guard banding that, in turn, leads to expanded design schedules and larger chip area, with increases in both dynamic and leakage power consumption.

"The Altos Variety characterization tool produces highly-accurate statistical cell models in very reasonable runtimes, comparable to many existing non-statistical characterization tools," said Jim McCanny, Altos CEO. "Our joint working relationship with Cadence ensures that the S-ECSM models Variety generates are optimal in terms of accuracy and data size so that they can be easily utilized by the Encounter Timing System."

"With Encounter Timing System GXL and SoC Encounter GXL, Cadence delivers complete statistical analysis, optimization and characterization in a single environment," said David Desharnais, product marketing group director at Cadence Design Systems. "In addition, our partnership with Altos and joint customers has enabled us to utilize Altos as another qualified source of statistical cell models for the Encounter digital IC design platform."

####

About Altos Design Automation Inc.
Altos Design Automation provides ultra-fast, fully-automated characterization technology for the creation of library views for timing, signal integrity and power analysis and optimization. Altos advanced modeling solutions are used by both corner-based and statistical-based design implementation flows to reduce time to market and improve yield.

Privately held, Altos was founded in 2005 in Santa Clara, CA. Its corporate headquarters is at 4020 Moorpark Ave., Suite 100, San Jose, CA 95117. Telephone: (408) 980-8056. On the Web at: http://www.altos-da.com .

About Cadence

Cadence enables global electronic-design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software and hardware, methodologies, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. Cadence reported 2006 revenues of approximately $1.5 billion, and has approximately 5,200 employees. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at http://www.cadence.com .

Cadence and Encounter are registered trademarks of Cadence Design Systems, Inc, and the Cadence logo is a trademark of Cadence in the United States and other countries.

Variety is a trademark of Altos Design Automation, Inc. All other trademarks and registered trademarks are the property of their respective owners.

About the Cadence Connections Program

The Cadence Connections program, which has more than 130 members, promotes interoperability by supporting open industry standards and working with third-party EDA vendors to create cohesive interfaces into the Cadence design environment.

About Variety

Variety creates statistical timing cell models that represent the non-linear impact of any number of systematic and random parameter variations. All library timing data is characterized for variation including delays, transitions, timing constraints and pin capacitances. Variety generates SSTA models for a number of commercial SSTA products from a single characterization run.

For more information, please click here

Contacts:
Altos Design Automation
Jim McCanny, 408-980-8056

or
LPR
Amy Battrell, 650-363-0142

Ed Lee, 650-363-0142

Copyright © Business Wire 2007

If you have a comment, please Contact us.

Issuers of news releases, not 7th Wave, Inc. or Nanotechnology Now, are solely responsible for the accuracy of the content.

Bookmark:
Delicious Digg Newsvine Google Yahoo Reddit Magnoliacom Furl Facebook

Related News Press

Chip Technology

New, better way to build circuits for world's first useful quantum computers June 28th, 2016

GraphExeter illuminates bright new future for flexible lighting devices June 23rd, 2016

Soft decoupling of organic molecules on metal June 23rd, 2016

Particle zoo in a quantum computer: First experimental quantum simulation of particle physics phenomena June 23rd, 2016

Announcements

Texas A&M Chemist Says Trapped Electrons To Blame For Lack Of Battery Efficiency: Forget mousetraps — today’s scientists will get the cheese if they manage to build a better battery June 28th, 2016

Building a smart cardiac patch: 'Bionic' cardiac patch could one day monitor and respond to cardiac problems June 28th, 2016

New, better way to build circuits for world's first useful quantum computers June 28th, 2016

Yale researchers’ technology turns wasted heat into power June 27th, 2016

Alliances/Trade associations/Partnerships/Distributorships

FEI and University of Liverpool Announce QEMSCAN Research Initiative: University of Liverpool will utilize FEI’s QEMSCAN technology to gain a better insight into oil and gas reserves & potentially change the approach to evaluating them June 22nd, 2016

French Research Team Helps Extend MRI Detection of Diseases & Lower Health-Care Costs: CEA, INSERM and G2ELab Brings Grenoble Region’s Expertise In Advanced Medicine & Magnetism Applications to H2020 IDentIFY Project June 21st, 2016

Research showing why hierarchy exists will aid the development of artificial intelligence June 13th, 2016

UK NANOSAFETY GROUP publishes 2nd Edition of guidance to support safe working with nanomaterials May 30th, 2016

NanoNews-Digest
The latest news from around the world, FREE




  Premium Products
NanoNews-Custom
Only the news you want to read!
 Learn More
NanoTech-Transfer
University Technology Transfer & Patents
 Learn More
NanoStrategies
Full-service, expert consulting
 Learn More











ASP
Nanotechnology Now Featured Books




NNN

The Hunger Project







Car Brands
Buy website traffic