Nanotechnology Now

Our NanoNews Digest Sponsors





Heifer International

Wikipedia Affiliate Button


DHgate

Home > Press > Leading IC Engineers to Gather in Albany at SEMATECH Workshop on 3D Chips

Abstract:
An International SEMATECH-sponsored workshop will bring leading engineers here Oct. 11-12 to share insights on design and thermal challenges for next-generation, three-dimensional integrated circuits (3D ICs).

Leading IC Engineers to Gather in Albany at SEMATECH Workshop on 3D Chips

Albany, NY | Posted on September 24th, 2007

The meeting, "Thermal and Design Issues in 3D ICs," will explore the nature and magnitude of thermal challenges to 3D IC technology, which aims for greater functionality by stacking silicon chips connected with through-silicon vias (TSVs). The meeting at the Holiday Inn on Wolf Road also will address the broader architecture, design, and CAD tool challenges that must be met to exploit the full potential of 3D ICs.

"This approach has many potential advantages - improved electrical performance, lower power consumption, integration of different device types, and lower cost. However, it also presents many new challenges to the design community, including how to deal with higher power densities," said Larry Smith, SEMATECH engineer and workshop chair. "Our goal is to present a better understanding of these issues, and of the design methodologies and thermal management solutions that address them."

The workshop's program of leading 3D technologists and topics includes:

-- Overview of 3D Technologies, Thermal and Design Issues
-- Phil Garrou, Microelectronic Consultants of North Carolina,
"Introduction to 3D Technologies"
-- Mike Ignatowski, IBM, "Challenges and Opportunities for
Exploiting 3D Technology in System Designs"
-- Dr. Takafumi Fukushima, Tohoku University, "Thermal Issues of
3D ICs"
-- Applications, Opportunities, Program Scopes
-- John Magerlein, IBM, "Thermal Limits and Approaches for 3D
Chip Structures"
-- Bob Jones, Freescale, "Technology, Design and Applications of
3D Integration"
-- Muhannad Bakir, Georgia Tech, "Limits and Opportunities for
Heat Removal and Power Delivery to Gigascale Systems"
-- Michael Fritze, DARPA and Michael Steer, NCSU, "Thermal
Challenges in DARPA's 3DIC Technology Portfolio"
-- Modeling, Design, and Architecture
-- Ruchir Puri, IBM, "3D Design and CAD Challenges"
-- Yuan Xie, Penn State, "Design Space Exploration for 3D
Architectures"
-- Jason Cong, UCLA, "Thermal-Aware Physical Design for 3D ICs"
-- Thermal Characterization and Management
-- Darvin Edwards, Texas Instruments, "Thermal Management for Low
Cost Consumer Products"
-- Tan Chuan Seng, NTU-Singapore, "Heat Removal Enhancement of
3D Interconnects Using Copper Wafer Bonding"
-- Rajiv Joshi, IBM, "Thermal Analysis of Bonded Wafers"
-- Seri Lee, Nextreme, "Thermoelectric Cooling for 3D Chip Stacks"

The workshop is designed for IC manufacturers, materials suppliers, CAD suppliers and users, and 3D-TSV researchers, and is being held in conjunction with the Advanced Metallization Conference on Oct. 9-11 at the Albany Marriott Hotel. It is being co-sponsored by the ACM/SIGDA Physical Design Technical Committee. Interested persons are encouraged to visit the workshop website at http://www.sematech.org/meetings/announcements/8334/ .

####

About SEMATECH®
For 20 years, SEMATECH® ( http://www.sematech.org ) has set global direction, enabled flexible collaboration, and bridged strategic R&D to manufacturing. Today, we continue accelerating the next technology revolution with our nanoelectronics and emerging technology partners.

For more information, please click here

Contacts:
SEMATECH, Austin
Dan McGowan
512-356-3440

Copyright © Business Wire 2007

If you have a comment, please Contact us.

Issuers of news releases, not 7th Wave, Inc. or Nanotechnology Now, are solely responsible for the accuracy of the content.

Bookmark:
Delicious Digg Newsvine Google Yahoo Reddit Magnoliacom Furl Facebook

Related News Press

Chip Technology

For 2-D boron, it's all about that base: Rice University theorists show flat boron form would depend on metal substrates September 2nd, 2015

Phagraphene, a 'relative' of graphene, discovered September 2nd, 2015

Nanometrics to Participate in the Citi 2015 Global Technology Conference August 26th, 2015

Kwansei Gakuin University in Hyogo, Japan, uses Raman microscopy to study crystallographic defects in silicon carbide wafers August 25th, 2015

Announcements

Reversible Writing with Light: Self-assembling nanoparticles take their cues from their surroundings September 3rd, 2015

Silk bio-ink could help advance tissue engineering with 3-D printers September 2nd, 2015

Phagraphene, a 'relative' of graphene, discovered September 2nd, 2015

A marine creature's magic trick explained: Crystal structures on the sea sapphire's back appear differently depending on the angle of reflection September 2nd, 2015

Events/Classes

STMicroelectronics Keynotes on the Next MEMS Wave at MIG Conference Asia September 2nd, 2015

JEOL Introduces New Best-in-Class Field Emission SEM September 2nd, 2015

TCL and QD Vision Demonstrate the Future of Wide Color Gamut Television at IFA: Color IQ Based Display is the First Commercially-Branded Television to Present Over 90% of ITU Rec. 2020 Color Gamut September 2nd, 2015

Nanometrics to Participate in the Citi 2015 Global Technology Conference August 26th, 2015

NanoNews-Digest
The latest news from around the world, FREE



  Premium Products
NanoNews-Custom
Only the news you want to read!
 Learn More
NanoTech-Transfer
University Technology Transfer & Patents
 Learn More
NanoStrategies
Full-service, expert consulting
 Learn More











ASP
Nanotechnology Now Featured Books




NNN

The Hunger Project







Car Brands
Buy website traffic