- About Us
- Career Center
- Nano-Social Network
- Nano Consulting
- My Account
Transistors are less sensitive to electronic "noise" in the channel and can be turned on and off more effectively
In an advance for nanoscale electronics, researchers at the National Institute of Standards and Technology (NIST) have demonstrated a new design for silicon nanowire transistors that both simplifies processing and allows the devices to be switched on and off more easily.
The NIST design, described in a paper published June 29 by the journal Nanotechnology,* uses a simplified type of contact between the nanowire channel and the positive and negative electrodes of the transistor. The design allows more electrical current to flow in and out of the silicon. The researchers believe the design is the first to demonstrate a "Schottky barrier" type contact for a nanowire transistor built using a "top-down" approach. This barrier, an easily formed metal contact that electrons can tunnel through, requires much less doping with impurities than do conventional ohmic contacts, thereby simplifying processing requirements. Schottky contacts also offer more resistance and restrict electrical flow to one direction when the transistor is off.
In the NIST transistor design, the 60-nanometer-wide channels exhibit a much greater difference in current between the on and off states than is true for larger reference channels up to 5 micrometers wide. This suggests that when a channel is scaled down to the nano regime, the ultra-narrow proportions significantly reduce the current leakage associated with defects in silicon. As a result, the transistors are less sensitive to electronic "noise" in the channel and can be turned on and off more effectively, according to the paper's lead author, Sang-Mo Koo, a NIST guest researcher.
Silicon nanowire devices have received considerable attention recently for possible use in integrated nanoscale electronics as well as for studying fundamental properties of structures and devices with very small dimensions. The NIST work overcomes some key difficulties in making reliable devices or test structures at nanoscale dimensions. The results also suggest that nanowire transistors made with conventional lithographic fabrication methods can improve performance in nanoscale electronics, while allowing industry to retain its existing silicon technology infrastructure.
*S.M. Koo, M.D. Edelstein, Q.Li, C.A. Richter and E.M. Vogel. 2005. Silicon nanowires as enhancement-mode Schottky barrier field-effect transistors. Nanotechnology 16. Posted online June 29.
Issuers of news releases, not 7th Wave, Inc. or Nanotechnology Now, are solely responsible for the accuracy of the content.
|Related News Press|
Chemical cages: New technique advances synthetic biology February 10th, 2016
A fast solidification process makes material crackle February 8th, 2016
SUNY Poly and GLOBALFOUNDRIES Announce New $500M R&D Program in Albany To Accelerate Next Generation Chip Technology: Arrival of Second Cutting Edge EUV Lithography Tool Launches New Patterning Center That Will Generate Over 100 New High Tech Jobs at SUNY Poly February 9th, 2016
Metal oxide sandwiches: New option to manipulate properties of interfaces February 8th, 2016
Nanoparticle reduces targeted cancer drug's toxicity February 11th, 2016
Cima NanoTech Debuts Large Interactive Touch Screens with European Customers at ISE 2016: For the first time in Europe, Cima NanoTech’s wide range of high performance, projected capacitive touch modules are showcased February 11th, 2016
Composite Pipe Long Term Testing Facility February 10th, 2016
Scientists take nanoparticle snapshots February 10th, 2016