- About Us
- Nano-Social Network
- Nano Consulting
- My Account
Control over materials important in the production of nanoelectronics
In the time it takes to read this sentence, your fingernail will have grown one nanometer. That's one-billionth of a meter and it represents the scale at which electronics must be built if the march toward miniaturization is to continue.
Reporting in the June 3 issue of the Journal Science, an international team of researchers shows how control over materials on this tiny scale can be extended to create complex patterns important in the production of nanoelectronics.
About two years ago, a team led by University of Wisconsin-Madison Chemical and Biological Engineering Professor Paul Nealey demonstrated a lithographic technique for creating patterns in the chemistry of polymeric materials used as templates for nanomanufacturing. They deposited a film of block copolymers on a chemically patterned surface such that the molecules arranged themselves to replicate the underlying pattern without imperfections.
The directed self-assembly process can produce large, virtually perfect arrays of bent lines at the nanoscale. Such arrays could form the basis of nanoscale electronic devices.
That technique works well for creating templates that are neatly ordered in periodic arrays, explains Nealey, who directs the NSF-funded Nanoscale Science and Engineering Center. "But one of the challenges of nanofabrication is integrating these self-assembling materials, that naturally form periodic structures, into existing manufacturing strategies."
Adds Nealey: "Engineers create microelectronics under free-form design principles. Not everything fits neatly into an array. This new technique directs the assembly of blends of block copolymers and homopolymers on chemically nano-patterned substrates. The result is the creation of structures with non-regular geometries. We've now potentially harnessed the fine control over structure dimensions, afforded by self-assembling materials, to allow for the production of complex nanoelectronic devices."
That kind of control is critical if computer architects are to continue advancing by Moore's Law. In 1965, Gordon Moore noted the exponential growth in the number of transistors per integrated circuit and predicted the trend would continue. It has. About every 18 months, the number of transistors in computer chips doubles. By decreasing the size of these components and, consequently, fitting more of them onto a single chip, computer speed and power improves. But before long, existing technology will run out of room.
Left to its own devices, the "block copolymer" mix used by the University of Wisconsin group will congeal into a disordered pattern resembling a fingerprint (left). But the directed assembly process can transform that pattern into highly ordered stripes or bends (right). These well-aligned geometries are commonly used in the nanofabrication of integrated circuits and microelectronic devices.
Current manufacturing processes employing chemically amplified lithography techniques achieve dimensions as small as 50 to 70 nanometers, but that technology might not be extendable as feature dimensions shrink below 30 nanometers.
By merging the latest principles of lithography and self-assembly block-copolymer techniques, researchers at UW-Madison and the Paul Scherrer Institute in Switzerland developed a hybrid approach that maximizes the benefits and minimizes the limitations of each approach to nanomanufacturing.
"These new self-assembly materials used in conjunction with the most advanced exposure tools may enable the extension of current manufacturing practices to dimensions of 10 nanometers or less," says chemical and biological engineering graduate student and co-author Mark Stoykovich.
The team includes Nealey, Stoykovich, graduate student Erik Edwards, former postdoctoral researcher Sang Ouk Kim, chemical and biological engineering Professor Juan de Pablo, UW-Madison physics Associate Professor Marcus Mueller, and Harun Solak of the Paul Scherrer Institute in Switzerland.
The group conducted its work at the Center for Nanotechnology at UW-Madison's Synchrotron Radiation Center. It was funded in part by Semiconductor Research Corporation and the National Science Foundation's Nanoscale Science and Engineering Center.
Issuers of news releases, not 7th Wave, Inc. or Nanotechnology Now, are solely responsible for the accuracy of the content.
|Related News Press|
Nanocages for gold particles: what is happening inside? March 16th, 2017
Molecular phenomenon discovered by advanced NMR facility: Cutting edge technology has shown a molecule self-assembling into different forms when passing between solution state to solid state, and back again - a curious phenomenon in science - says research by the University of Wa February 22nd, 2017
In-cell molecular sieve from protein crystal February 14th, 2017
UC researchers use gold coating to control luminescence of nanowires: University of Cincinnati physicists manipulate nanowire semiconductors in pursuit of making electronics smaller, faster and cheaper March 17th, 2017
A SOI wafer is a suitable substrate for gallium nitride crystals: Improved characteristics in power electronics and radio applications can be achieved by using a SOI wafer for gallium nitride growth March 4th, 2017
Argon is not the 'dope' for metallic hydrogen March 24th, 2017
Promising results obtained with a new electrocatalyst that reduces the need for platinum: Researchers from Aalto University have succeeded in manufacturing electrocatalysts used for storing electric energy with one-hundredth of the amount of platinum that is usually needed March 24th, 2017
ATTOPSEMI Technology Joins FDXcelerator Program to Deliver Advanced Non-Volatile Memory IP to GLOBALFOUNDRIES 22 FDX® Technology Platform: Leading-edge I-fuse™ brings higher reliability, smaller cell size and ease of programmability for consumer, automotive, and IoT applications March 27th, 2017
Leti and HORIBA Scientific to Host Webinar on Ultrafast Characterization Tool: Plasma Profiling Time-of-Flight Mass Spectrometer Tool Cuts Optimization Time In Layer Deposition and Fabrication of Wide Range of Applications March 27th, 2017