Nanotechnology Now

Our NanoNews Digest Sponsors



Heifer International

Wikipedia Affiliate Button


android tablet pc

Home > Press > Purdue Engineers Create Model For Testing Transistor Reliability

Abstract:
A Geometrical Unification of the Theories of NBTI and HCI Time-Exponents and its Implications for Ultra-Scaled Planar and Surround-Gate MOSFETs.

Purdue Engineers Create Model For Testing Transistor Reliability

West Lafayette, IN. – November 29, 2004

By Emil Venere

Researchers at Purdue University have created a "unified model" for predicting the reliability of new designs for silicon transistors - a potential tool that industry could use to save tens of millions of dollars annually in testing costs.

The model is the first method that can be used to simultaneously evaluate the reliability of two types of transistors essential for so-called CMOS computer chips, the most common type of integrated circuits in use today. The two types of transistors degrade differently over time, and the model is able to relate these two different classes of degradation simultaneously.

"It is the first single tool for accurately predicting how new designs for both types of transistors will degrade over time," said Ashraf Alam, a professor of electrical and computer engineering at Purdue.

The degradation revolves around bonds between atoms of hydrogen and silicon and hydrogen and silicon dioxide. Specifically, the mathematical model enables researchers to see the rates at which these hydrogen bonds in the two types of transistors will break over time. The breaking bonds are directly related to a transistor's long-term reliability. Because hydrogen bonds break differently in the two types of transistors, separate models have been required in conventional testing for new designs.

"This testing requires a huge amount of resources, costing companies millions of dollars annually," Alam said. "If you could explain both within the same framework, then you could cut down significantly on the number of measurements required to characterize the performance of the transistors."

Findings about the new model will be detailed in a research paper to be presented Dec. 13 during the 50th annual IEEE International Electron Devices Meeting, sponsored by the Institute of Electrical and Electronics Engineers, in San Francisco. The paper was written by Alam and Purdue engineering doctoral student Haldun Kufluoglu.

"A major goal of reliability models is to predict how well electronic components will work perhaps 10 years after they are manufactured," Alam said. "In order to do that, you first need to be able to understand the devices very well so that you can extrapolate how reliable they will be in the future.

"You need to understand the details of how the device operates and how various materials behave over time so that you can see how the different chemical bonds will gradually break and how the integrated circuit will gradually lose its function. For a multibillion dollar electronics industry, that knowledge has huge implications."

Bonds between silicon and hydrogen are critical to the proper performance of transistors.

"Even for the tiniest transistor today, there are perhaps thousands of these silicon-hydrogen bonds," Kufluoglu said. "These bonds gradually break. Initially, it doesn't matter because there are so many of these bonds. But over a period of time, when lots of them begin to break, the different transistors within an integrated circuit start getting out of synch."

CMOS, or complementary metal oxide semiconductor chips, are made of PMOS and NMOS transistors, both of which are essential for CMOS integrated circuits. Integrated circuits inside computers contain equal parts of PMOS (positive polarity) and NMOS (negative polarity) transistors.

"The important point is that the mechanisms by which the silicon-hydrogen bonds break are different for these two types of transistors," Alam said. "And that is why, for the past 30 years, we have treated these processes with separate models, because we didn't know how to put them in a common framework, or a common language, mathematically."

The paper describes the underlying mechanism for the breaking bonds in the two types of transistors, he said.

The model not only describes the rate at which the silicon-hydrogen bonds break, but also how they "repair" themselves.

"If you don't use your computer for some period of time, say 24 hours, gradually the hydrogen that went away will diffuse back and combine with silicon to make the bond whole again," Alam said. "Researchers already knew the rates at which the broken bonds are made whole again, but because these rates are much different in the PMOS and NMOS transistors, there was no model that could explain both simultaneously."

The bonds repair themselves much faster in PMOS transistors than in NMOS transistors, he said.

The new model will likely be particularly useful to test the reliability of designs for silicon-based chips that use nanotechnology to create smaller and more compact transistors than exist in today's integrated circuits, Alam said.

Writer: Emil Venere, (765) 494-4709, venere@purdue.edu

Sources: Ashraf Alam, (765) 494-5988, alam@ecn.purdue.edu

Haldun Kufluoglu, (765) 494-9034, haldun@purdue.edu


Contact:
Purdue News Service
(765) 494-2096
purduenews@purdue.edu

Copyright © Purdue University

If you have a comment, please us.

Issuers of news releases, not 7th Wave, Inc. or Nanotechnology Now, are solely responsible for the accuracy of the content.

Bookmark:
Delicious Digg Newsvine Google Yahoo Reddit Magnoliacom Furl Facebook

Related News Press

Possible Futures

Air Force’s 30-year plan seeks 'strategic agility' August 1st, 2014

IBM Announces $3 Billion Research Initiative to Tackle Chip Grand Challenges for Cloud and Big Data Systems: Scientists and engineers to push limits of silicon technology to 7 nanometers and below and create post-silicon future July 10th, 2014

Virus structure inspires novel understanding of onion-like carbon nanoparticles April 10th, 2014

Local girl does good March 22nd, 2014

Chip Technology

Speed at its limits September 30th, 2014

Research mimics brain cells to boost memory power September 30th, 2014

'Pixel' engineered electronics have growth potential: Rice, Oak Ridge, Vanderbilt, Penn scientists lead creation of atom-scale semiconducting composites September 29th, 2014

Future flexible electronics based on carbon nanotubes: Study in Applied Physics Letters show how to improve nanotube transistor and circuit performance with fluoropolymers September 23rd, 2014

Announcements

Park Systems Announces Outsourced Analytical Services Including AFM Surface Imaging, Data Analysis and Interpretation September 30th, 2014

Ad-REIC vaccine: A magic bullet for cancer treatment September 30th, 2014

New Topical Hemostatic Agent: Neutral Self-Assembling Peptide Hydrogel September 30th, 2014

Chemical interactions between silver nanoparticles and thiols: A comparison of mercaptohexanol again September 30th, 2014

Tools

Yale University and Leica Microsystems Partner to Establish Microscopy Center of Excellence: Yale Welcomes Scientists to Participate in Core Facility Opening and Super- Resolution Workshops October 20 Through 31, 2014 September 30th, 2014

Park Systems Announces Outsourced Analytical Services Including AFM Surface Imaging, Data Analysis and Interpretation September 30th, 2014

Iranian Scientists Determine Grain Size, Minimize Time of Nanocomposite Synthesis September 29th, 2014

Oxford Instruments launches 3rd annual Indian nanotechnology seminars in Kolkata and Delhi - sharing expertise with Nanotechnology researchers in India September 25th, 2014

NanoNews-Digest
The latest news from around the world, FREE



  Premium Products
NanoNews-Custom
Only the news you want to read!
 Learn More
NanoTech-Transfer
University Technology Transfer & Patents
 Learn More
NanoStrategies
Full-service, expert consulting
 Learn More














ASP
Nanotechnology Now Featured Books




NNN

The Hunger Project







© Copyright 1999-2014 7th Wave, Inc. All Rights Reserved PRIVACY POLICY :: CONTACT US :: STATS :: SITE MAP :: ADVERTISE