Home > News > Nano memory scheme handles defects
September 8th, 2004
Nano memory scheme handles defects
Abstract:
Electrical components that are two or three orders of magnitude smaller than E. coli bacteria promise ultra-high speed at ultra-low-power, but they also present several challenges. Nanoscale electronics devices have a fairly high defect rate, and architectures designed to guide their use must take this into account
Researchers from Hongik University in Korea have devised a memory architecture designed for nanoscale crossbar electronics.
Source:
TRN
Bookmark:
Memory Technology
Imec showcases innovation in RRAM R&D at VLSI Technology Symposium June 14th, 2013
Data Highways for Quantum Information June 13th, 2013
Filmmaking magic with polymers June 12th, 2013
Leti Workshop on Innovative Memory Technologies to Include Samsung, Micron, SST-Microchip, Bosch, Altis Semiconductor and STMicroelectronics: June 27 Event to Explore Latest Results in Semiconductor Memory R&D June 5th, 2013
Discoveries
Working backward: Computer-aided design of zeolite templates: Rice scientists apply drug-design lessons to production of industrial minerals June 17th, 2013
An Innovative material for the Green Earth: Simple and inexpensive process to make a material for CO2 adsorption June 17th, 2013
Polymer-coated catalyst protects "artificial leaf" June 17th, 2013
Efficient and inexpensive: Researchers develop catalyst material for fuel cells: Platinum-nickel nano-octahedra save 90 percent platinum June 17th, 2013