Abstract:
Collaborative research is cranking up in Europe, as France's CEA Laboratory of Electronics and Information Technologies (LETI) has gathered partners in a project to develop a 45-nanometer-and-beyond CMOS gate stack with a high-k insulator and metal gate electrodes.