Nanotechnology Now

Our NanoNews Digest Sponsors

Heifer International

Wikipedia Affiliate Button

Home > News > SST, Powerchip team up to take 'SuperFlash' to 65-nm

December 2nd, 2003

SST, Powerchip team up to take 'SuperFlash' to 65-nm

Abstract:
Non-volatile memory developer Silicon Storage Technology Inc. (SST) has teamed up with Taiwanese DRAM maker Powerchip Semiconductor Corp. to develop a third generation of SST's SuperFlash memory, the company said Monday (Dec. 1). The self-aligned, third-generation SuperFlash cell is being based on a 110-nanometer manufacturing process at Powerchip with plans to scale it down to 90-nm and 65-nm production nodes.

Source:
EETimes

Bookmark:
Delicious Digg Newsvine Google Yahoo Reddit Magnoliacom Furl Facebook

Related News Press

Memory Technology

A new 'spin' on kagome lattices: Team's findings shed new light on the presence of spin-orbit coupling and topological spin textures in kagome lattices December 9th, 2018

CEA-Letiís RRAM-based TCAM Circuits Meet Requirements of Multicore Neuromorphic Processors December 5th, 2018

GaN Rising: UC Santa Barbara electrical and computer engineering professor Umesh Mishra to deliver 63rd Annual Faculty Research Lecture November 16th, 2018

IEDM - CEA-Leti Will Present 11 Papers and Host Workshop on Disruptive Technologies for Data Management November 7th, 2018

NanoNews-Digest
The latest news from around the world, FREE



  Premium Products
NanoNews-Custom
Only the news you want to read!
 Learn More
NanoStrategies
Full-service, expert consulting
 Learn More











ASP
Nanotechnology Now Featured Books




NNN

The Hunger Project