Nanotechnology Now

Our NanoNews Digest Sponsors
Heifer International



Home > News > SST, Powerchip team up to take 'SuperFlash' to 65-nm

December 2nd, 2003

SST, Powerchip team up to take 'SuperFlash' to 65-nm

Abstract:
Non-volatile memory developer Silicon Storage Technology Inc. (SST) has teamed up with Taiwanese DRAM maker Powerchip Semiconductor Corp. to develop a third generation of SST's SuperFlash memory, the company said Monday (Dec. 1). The self-aligned, third-generation SuperFlash cell is being based on a 110-nanometer manufacturing process at Powerchip with plans to scale it down to 90-nm and 65-nm production nodes.

Source:
EETimes

Bookmark:
Delicious Digg Newsvine Google Yahoo Reddit Magnoliacom Furl Facebook

Related News Press

Memory Technology

Utilizing palladium for addressing contact issues of buried oxide thin film transistors April 5th, 2024

Interdisciplinary: Rice team tackles the future of semiconductors Multiferroics could be the key to ultralow-energy computing October 6th, 2023

Researchers discover materials exhibiting huge magnetoresistance June 9th, 2023

Rensselaer researcher uses artificial intelligence to discover new materials for advanced computing Trevor Rhone uses AI to identify two-dimensional van der Waals magnets May 12th, 2023

NanoNews-Digest
The latest news from around the world, FREE




  Premium Products
NanoNews-Custom
Only the news you want to read!
 Learn More
NanoStrategies
Full-service, expert consulting
 Learn More











ASP
Nanotechnology Now Featured Books




NNN

The Hunger Project