Home > News > Intel claims it's mastered 65 nano technology
November 24th, 2003
Intel claims it's mastered 65 nano technology
CHIP GIANT INTEL said it has created fully functional 65 nanometer SRAM chips, with full production slated for 2005, using 12-inch (300mm) silicon wafers. The 65 nano chips use a second gen version of Intel's strained silicon, copper interconnect, and low-k dielectrics. The SRAM have a .57µ2 cell size, and are 4 Mbit chips. Each cell only has six transistors – Intel's analogy is that 10 million such chips would fit inside the tip of a Biro.
Which qubit my dear? New method to distinguish between neighbouring quantum bits June 18th, 2013
SEMATECH to Address Critical Supply Chain Challenges and Present Latest Technology Advances at SEMICON West 2013 June 17th, 2013
Imec shows multiple enhancement options for next-generation FinFETs: Leading nano-electronics R&D center addresses key challenges of Germanium finFET technology at VLSI 2013 June 14th, 2013
Imec showcases innovation in RRAM R&D at VLSI Technology Symposium June 14th, 2013