Home > News > Intel claims it's mastered 65 nano technology
November 24th, 2003
Intel claims it's mastered 65 nano technology
Abstract:
CHIP GIANT INTEL said it has created fully functional 65 nanometer SRAM chips, with full production slated for 2005, using 12-inch (300mm) silicon wafers. The 65 nano chips use a second gen version of Intel's strained silicon, copper interconnect, and low-k dielectrics. The SRAM have a .57µ2 cell size, and are 4 Mbit chips. Each cell only has six transistors – Intel's analogy is that 10 million such chips would fit inside the tip of a Biro.
Source:
TheInquirer
Bookmark:
Chip Technology
UC Riverside scientists discovering new uses for tiny carbon nanotubes: Adding ionic liquid to nanotube films could build smaller gadgets, and create more cost effective 'Smart Windows' that darken in bright sun May 15th, 2013
Nanometrics Announces Upcoming Investor Events May 14th, 2013
HELIOS Program Develops Complete Supply Chain for Integrating Photonics with CMOS Circuit via IC Fabrication Processes May 14th, 2013
Silex Microsystems Joins ENIAC Project PROMINENT To Bring Flexible and Cost Effective Inkjet Technologies to the MEMS Manufacturing Process: Silex Will Develop New Solutions for Through-Silicon Via Manufacture and Hermetic Wafer Bonding May 13th, 2013