Home > News > TSMC takes wraps off 65-nm plans
April 29th, 2003
TSMC takes wraps off 65-nm plans
Abstract:
Taiwan Semiconductor Manufacturing Co. Ltd. last week presented the first details of its 65-nanometer process technology for next-generation designs starting in late 2004. TSMC also became the latest chip maker to endorse strained-silicon technology for IC production at both the 90-nm and 65-nm nodes.
Source:
EETimes
Related News Press |
Chip Technology
Discovery points path to flash-like memory for storing qubits: Rice find could hasten development of nonvolatile quantum memory April 5th, 2024
Utilizing palladium for addressing contact issues of buried oxide thin film transistors April 5th, 2024
HKUST researchers develop new integration technique for efficient coupling of III-V and silicon February 16th, 2024
The latest news from around the world, FREE | ||
Premium Products | ||
Only the news you want to read!
Learn More |
||
Full-service, expert consulting
Learn More |
||